共 17 条
[1]
Modified oxygen vacancy induced Fermi level pinning model extendable to p-metal pinning
[J].
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS,
2006, 45 (46-50)
:L1289-L1292
[2]
ENDOH T, 2008, STANF TOH U JOIN OP
[3]
Hobbs C., 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407), P9, DOI 10.1109/VLSIT.2003.1221060
[4]
IWAMOTO K, 2007, S VLSI TECH, P68
[5]
Fermi-level pinning position modulation by Al-containing metal gate for cost-effective dual-metal/dual-high-k CMOS
[J].
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS,
2007,
:66-+
[6]
Universal theory of Si oxidation rate and importance of interfacial Si emission
[J].
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS,
1999, 38 (9AB)
:L971-L974
[8]
KAMIMUTA Y, 2005, SOLID STATE DEVICES, P24
[10]
LEE Y, IWDTF 2008