A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs

被引：8
|
作者：
Legl, C [1 ]
Wurth, B [1 ]
Eckl, K [1 ]
机构：
[1] TECH UNIV MUNICH,INST ELECT DESIGN AUTOMAT,D-80290 MUNICH,GERMANY
来源：
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996 | 1996年
关键词：
D O I：
10.1109/DAC.1996.545669
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：730 / 733
页数：4
相关论文
共 50 条
  • [31] Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA design
    Cong, J
    Hwang, YY
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 726 - 729
  • [32] MogaMap: An Application of Multi-Objective Genetic Algorithm for LUT-Based FPGA Technology Mapping
    Souza, V. L.
    Silva-Filho, A. G.
    2013 IEEE 20TH INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2013, : 485 - 488
  • [33] Carry circuitry for LUT-based FPGA
    Jindal, V
    Agarwal, A
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 731 - 734
  • [34] Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs
    Yang, Honghua
    Wong, D.F.
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 150 - 155
  • [35] Direct mapping of RTL structures onto LUT-based FPGA's
    Naseer, AR
    Balakrishnan, M
    Kumar, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (07) : 624 - 631
  • [36] Power-aware technology mapping for LUT-Based FPGAs
    Anderson, JH
    Najm, FN
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 211 - 218
  • [37] Self-stabilization testing of LUT-based FPGA designs by fault injection
    Böhnel, M
    Weiss, R
    SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2001, : 139 - 139
  • [38] A Heuristic Algorithm for LUT-based FPGA Technology Mapping using the Lower Bound for DAG Covering Problem
    Takata, Taiga
    Matsunaga, Yusuke
    FPGA 10, 2010, : 288 - 289
  • [39] Area-minimal algorithm for LUT-Based FPGA technology mapping with duplication-free restriction
    Kao, CC
    Lai, YT
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 719 - 724
  • [40] Automated conversion from a LUT-based FPGA to a LUT-based MPGA with fast turnaround time
    Veredas, Francisco-Javier
    Scheppler, Michael
    Pfleiderer, Hans-Joerg
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1371 - +
12345