A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs

被引：8
|
作者：
Legl, C [1 ]
Wurth, B [1 ]
Eckl, K [1 ]
机构：
[1] TECH UNIV MUNICH,INST ELECT DESIGN AUTOMAT,D-80290 MUNICH,GERMANY
来源：
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996 | 1996年
关键词：
D O I：
10.1109/DAC.1996.545669
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：730 / 733
页数：4
相关论文
共 50 条
  • [21] PERFORMANCE-ORIENTED TECHNOLOGY MAPPING FOR LUT-BASED FPGAS
    SHIN, H
    KIM, C
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) : 323 - 327
  • [22] Power Optimization through Edge Reduction in LUT-Based FPGA Technology Mapping
    Chen, Juanjuan
    Wei, Xing
    Zhou, Qiang
    Cai, Yici
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1087 - 1091
  • [23] Probability-Based DSE of Approximated LUT-Based FPGA Designs
    Echavarria, Jorge
    Keszocze, Oliver
    Teich, Juergen
    PROCEEDINGS OF THE 2022 15TH IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS 2022), 2022,
  • [24] Boolean matching for LUT-based logic blocks with applications to architecture evaluation and technology mapping
    Cong, J
    Hwang, YY
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (09) : 1077 - 1090
  • [25] Improvements to technology mapping for LUT-based FPGAs
    Mishchenko, Alan
    Chatterjee, Satrajit
    Brayton, Robert K.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (02) : 240 - 253
  • [26] A routability driven technology mapping algorithm for LUT based FPGA designs
    Kao, CC
    Lai, YT
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11) : 2690 - 2696
  • [27] LUT-BASED FPGA TECHNOLOGY MAPPING UNDER ARBITRARY NET-DELAY MODELS
    CONG, J
    DING, YZ
    GAO, T
    CHEN, KC
    COMPUTERS & GRAPHICS, 1994, 18 (04) : 507 - 516
  • [28] A novel approach to testing LUT-based FPGA's
    Lu, SK
    Wu, CW
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 173 - 177
  • [29] Novel approach to testing LUT-based FPGA's
    Fu Jen Catholic Univ, Taipei, Taiwan
    Proc IEEE Int Symp Circuits Syst, (I-173 - I-177):
  • [30] A Parallelized Iterative Improvement Approach to Area Optimization for LUT-Based Technology Mapping
    Liu, Gai
    Zhang, Zhiru
    FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2017, : 147 - 156
12345