A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs

被引：8
|
作者：
Legl, C [1 ]
Wurth, B [1 ]
Eckl, K [1 ]
机构：
[1] TECH UNIV MUNICH,INST ELECT DESIGN AUTOMAT,D-80290 MUNICH,GERMANY
来源：
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996 | 1996年
关键词：
D O I：
10.1109/DAC.1996.545669
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：730 / 733
页数：4
相关论文
共 50 条
  • [1] A new strategy of performance-directed technology mapping algorithm for LUT-based FPGAs
    Chen, KN
    Wang, TS
    Lai, YT
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 822 - 825
  • [2] Technology mapping for delay-minimization in LUT-based FPGA designs
    Peng, YX
    Chen, XC
    Li, SK
    FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2, 1997, : 572 - 575
  • [3] LUT-Based FPGA Technology Mapping for Reliability
    Cong, Jason
    Minkovich, Kirill
    FPGA 10, 2010, : 288 - 288
  • [4] LUT-Based FPGA Technology Mapping for Reliability
    Cong, Jason
    Minkovich, Kirill
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 517 - 522
  • [5] Technology Mapping of FSM Oriented to LUT-Based FPGA
    Kubica, Marcin
    Kania, Dariusz
    APPLIED SCIENCES-BASEL, 2020, 10 (11):
  • [6] Power minimization in LUT-based FPGA technology mapping
    Wang, ZH
    Liu, EC
    Lai, JB
    Wang, TC
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 635 - 640
  • [7] Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA designs
    Cong, J
    Hwang, YY
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (02) : 193 - 225
  • [8] Simulated Annealing applied to LUT-based FPGA Technology Mapping
    Nachtigall, Matheus
    Ferreira, Paulo, Jr.
    Marques, Felipe
    PROCEEDINGS OF A SPECIAL SESSION 2017 SIXTEENTH MEXICAN INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE (MICAI): ADVANCES IN ARTIFICIAL INTELLIGENCE, 2017, : 23 - 29
  • [9] Heuristics for area minimization in LUT-based FPGA technology mapping
    Manohararajah, Valavan
    Brown, Stephen D.
    Vranesic, Zvonko G.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) : 2331 - 2340
  • [10] ON NOMINAL DELAY MINIMIZATION IN LUT-BASED FPGA TECHNOLOGY MAPPING
    CONG, J
    DING, YZ
    INTEGRATION-THE VLSI JOURNAL, 1994, 18 (01) : 73 - 94
12345