SENTIOF: An FPGA Based High-Performance and Low-Power Wireless Embedded Platform

被引：0
|
作者：
Shahzad, Khurram [1 ]
Cheng, Peng [1 ]
Oelmann, Bengt [1 ]
机构：
[1] Mid Sweden Univ, Dept Elect Design, Sundsvall, Sweden
来源：
2013 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS (FEDCSIS) | 2013年
关键词：
FPGA; wireless platform; high-throughput; low-power;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Traditional wireless sensor nodes are designed with low-power modules that offer limited computational performance and communication bandwidth and therefore, are generally applicable to low-sample rate intermittent monitoring applications. Nevertheless, high-sample rate monitoring applications can be realized by designing sensor nodes that can perform high-throughput in-sensor processing, while maintaining low-power characteristics. In this paper, a high-performance and low-power wireless hardware platform is presented. With its compact size and modular structure enabling there to be an integrated customized sensor layer, it can be used for a wide variety of applications. In addition, the flexibility provided through dynamically configurable interfaces and power management, helps optimizing performance and power consumption for different applications.
引用
收藏
页码：901 / 906
页数：6
相关论文
共 50 条
  • [31] An automated, FPGA-based reconfigurable, low-power RFID tag
    Jones, Alex K.
    Hoare, Raymond
    Dontharaju, Swapna
    Tung, Shenchih
    Sprang, Ralph
    Fazekas, Joshua
    Cain, James T.
    Mickle, Marlin H.
    MICROPROCESSORS AND MICROSYSTEMS, 2007, 31 (02) : 116 - 134
  • [32] High-Performance Computation of LGCA Fluid Dynamics on an FPGA-Based Platform
    Du, Changdao
    Firmansyah, Iman
    Yamaguchi, Yoshiki
    2020 5TH INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION SYSTEMS (ICCCS 2020), 2020, : 520 - 525
  • [33] Low-Power High-Performance Logic Style for Low-Voltage CMOS Technologies
    Bozorgzadeh, Bardia
    Zhian-Tabasy, Ehsan
    Afzali-Kusha, Ali
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 280 - 283
  • [34] Hybrid High-Performance Low-Power and Ultra-Low Energy Reliable Caches
    Maric, Bojan
    Abella, Jaume
    Cazorla, Francisco J.
    Valero, Mateo
    PROCEEDINGS OF THE 2011 8TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF 2011), 2011,
  • [35] Stochastic Computing for Low-Power and High-Speed Deep Learning on FPGA
    Lammie, Corey
    Azghadi, Mostafa Rahimi
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [36] A high-performance and low-power cache architecture with speculative way-selection
    Inoue, K
    Ishihara, T
    Murakami, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (02): : 186 - 194
  • [37] Mixed Full Adder topologies for high-performance low-power arithmetic circuits
    Alioto, M.
    Di Cataldo, G.
    Palumbob, G.
    MICROELECTRONICS JOURNAL, 2007, 38 (01) : 130 - 139
  • [38] Low-Power and High-Performance Ternary SRAM Designs With Application to CNTFET Technology
    Srinivasu, B.
    Sridharan, K.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 : 562 - 566
  • [39] MacSim: A MAC-Enabled High-Performance Low-Power SIMD Architecture
    Geng, Tong
    Waeijen, Luc
    Peemen, Maurice
    Corporaal, Henk
    He, Yifan
    19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, : 160 - 167
  • [40] LPRAM: A novel methodology for low-power high-performance RAM design with testability
    Bhattacharjee, S
    Pradhan, DK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) : 637 - 651
12345