SENTIOF: An FPGA Based High-Performance and Low-Power Wireless Embedded Platform

被引:0
|
作者
Shahzad, Khurram [1 ]
Cheng, Peng [1 ]
Oelmann, Bengt [1 ]
机构
[1] Mid Sweden Univ, Dept Elect Design, Sundsvall, Sweden
来源
2013 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS (FEDCSIS) | 2013年
关键词
FPGA; wireless platform; high-throughput; low-power;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Traditional wireless sensor nodes are designed with low-power modules that offer limited computational performance and communication bandwidth and therefore, are generally applicable to low-sample rate intermittent monitoring applications. Nevertheless, high-sample rate monitoring applications can be realized by designing sensor nodes that can perform high-throughput in-sensor processing, while maintaining low-power characteristics. In this paper, a high-performance and low-power wireless hardware platform is presented. With its compact size and modular structure enabling there to be an integrated customized sensor layer, it can be used for a wide variety of applications. In addition, the flexibility provided through dynamically configurable interfaces and power management, helps optimizing performance and power consumption for different applications.
引用
收藏
页码:901 / 906
页数:6
相关论文
共 50 条
  • [21] Method to Design Low-power Embedded Processor for Wireless Endoscope
    Xu Xinfeng
    Hei Yong
    2009 3RD INTERNATIONAL CONFERENCE ON BIOINFORMATICS AND BIOMEDICAL ENGINEERING, VOLS 1-11, 2009, : 1284 - 1287
  • [22] Modeling, design and implementation of a low-power FPGA based asynchronous wake-up receiver for wireless applications
    Pons Jean-François
    Brault Jean-Jules
    Savaria Yvon
    Analog Integrated Circuits and Signal Processing, 2013, 77 : 169 - 182
  • [23] Modeling, design and implementation of a low-power FPGA based asynchronous wake-up receiver for wireless applications
    Jean-Francois, Pons
    Jean-Jules, Brault
    Yvon, Savaria
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 77 (02) : 169 - 182
  • [24] High-performance low-power smart antenna for smart world applications
    Lysko, Albert A.
    Mofolo, Mofolo
    2014 6TH INTERNATIONAL CONGRESS ON ULTRA MODERN TELECOMMUNICATIONS AND CONTROL SYSTEMS AND WORKSHOPS (ICUMT), 2014, : 480 - 484
  • [25] Low-power network-on-chip for high-performance SoC design
    Lee, KM
    Lee, SJ
    Yoo, HJ
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (02) : 148 - 160
  • [26] A low-power high-performance current-mode multiport SRAM
    Khellah, MM
    Elmasry, MI
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 590 - 598
  • [27] High-performance and low-power conditional discharge flip-flop
    Zhao, PY
    Dakwish, TK
    Bayoumi, MA
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (05) : 477 - 484
  • [28] A low-power, high-performance, 1024-point FFT processor
    Baas, BM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (03) : 380 - 387
  • [29] Design, optimization of low-power high-performance DSP building blocks
    Gemmeke, T
    Gansen, M
    Stockmans, HJ
    Noll, TG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (07) : 1131 - 1139
  • [30] Programmable Wireless Sensor Node Featuring Low-power FPGA and Microcontroller
    Yamaguchi, Shoichi
    Miyazaki, Toshiaki
    Kitamichi, Junji
    Guo, Song
    Tsukahara, Tsuneo
    Hayashi, Takafumi
    2013 INTERNATIONAL JOINT CONFERENCE ON AWARENESS SCIENCE AND TECHNOLOGY & UBI-MEDIA COMPUTING (ICAST-UMEDIA), 2013, : 596 - 600