Silicon-Based Current-Controlled Reconfigurable Magnetoresistance Logic Combined with Non-Volatile Memory

被引:35
作者
Luo, Zhaochu [1 ,2 ]
Zhang, Xiaozhong [1 ,2 ]
Xiong, Chengyue [1 ,2 ]
Chen, Jiaojiao [1 ,2 ]
机构
[1] Tsinghua Univ, Sch Mat Sci & Engn, Beijing 100084, Peoples R China
[2] Tsinghua Univ, Beijing Natl Ctr Electron Microscopy, Beijing 100084, Peoples R China
基金
美国国家科学基金会;
关键词
DEVICE; SPIN; PHYSICS;
D O I
10.1002/adfm.201402955
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Silicon-based complementary metal-oxide-semiconductor (CMOS) transistors have achieved great success. However, the traditional development pathway is approaching its fundamental limits. Magnetoelectronics logic, especially magnetic-field-based logic, shows promise for surpassing the development limits of CMOS logic and arouses profound attentions. Existing proposals of magnetic-field-based logic are based on exotic semiconductors and difficult for further technological implementation. Here, a kind of diode-assisted geometry-enhanced low-magnetic-field magnetoresistance (MR) mechanism is proposed. It couples p-n junction's nonlinear transport characteristic and Lorentz force by geometry, and shows extremely large low-magnetic-field MR (>120% at 0.15 T). Further, it is applied to experimentally demonstrate current-controlled reconfigurable magnetoresistance logic on the silicon platform at room temperature. This logic device could perform all four basic Boolean logic including AND, OR, NAND and NOR in one device. Combined with non-volatile magnetic memory, this logic architecture with unique magnetoelectric properties has the advantages of current-controlled reconfiguration, zero refresh consumption, instant-on performance and would bridge the processor-memory gap. Our findings would pave the way in silicon-based magnetoelectronics and offer a route to make a new kind of microprocessor with potential of high performance.
引用
收藏
页码:158 / 166
页数:9
相关论文
共 24 条
[1]   Electron spin for classical information processing: a brief survey of spin-based logic devices, gates and circuits [J].
Bandyopadhyay, Supriyo ;
Cahay, Marc .
NANOTECHNOLOGY, 2009, 20 (41)
[2]  
Behin-Aein B, 2010, NAT NANOTECHNOL, V5, P266, DOI [10.1038/nnano.2010.31, 10.1038/NNANO.2010.31]
[3]   Magnetic logic makes for mutable chips [J].
Brumfiel, Geoff .
NATURE, 2013, 493 (7434) :589-590
[4]   Room temperature magnetic quantum cellular automata [J].
Cowburn, RP ;
Welland, ME .
SCIENCE, 2000, 287 (5457) :1466-1468
[5]   Bipolar-driven large linear magnetoresistance in silicon at low magnetic fields [J].
Delmo, Michael P. ;
Shikoh, Eiji ;
Shinjo, Teruya ;
Shiraishi, Masashi .
PHYSICAL REVIEW B, 2013, 87 (24)
[6]   Large positive magnetoresistive effect in silicon induced by the space-charge effect [J].
Delmo, Michael P. ;
Yamamoto, Shinpei ;
Kasai, Shinya ;
Ono, Teruo ;
Kobayashi, Kensuke .
NATURE, 2009, 457 (7233) :1112-U65
[7]   Spin-based logic in semiconductors for reconfigurable large-scale circuits [J].
Dery, H. ;
Dalal, P. ;
Cywinski, L. ;
Sham, L. J. .
NATURE, 2007, 447 (7144) :573-576
[8]   Interaction of Scaling Trends in Processor Architecture and Cooling [J].
Huang, Wei ;
Stan, Mircea R. ;
Gurumurthi, Sudhanva ;
Ribando, Robert J. ;
Skadron, Kevin .
26TH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2010, 2010, :198-204
[9]  
Ikeda S, 2010, NAT MATER, V9, P721, DOI [10.1038/NMAT2804, 10.1038/nmat2804]
[10]   Hybrid ferromagnet-semiconductor device for memory and logic [J].
Johnson, M .
IEEE TRANSACTIONS ON MAGNETICS, 2000, 36 (05) :2758-2763