Learning-based BTI stress estimation and mitigation in multi-core processor systems

被引:4
作者
Abbas, Haider Muhi [1 ]
Halak, Basel [2 ]
Zwolinski, Mark [2 ]
机构
[1] Univ Technol Baghdad, Baghdad, Iraq
[2] Univ Southampton, Southampton, Hants, England
基金
英国工程与自然科学研究理事会;
关键词
Bias temperature instability (BTI); Ageing stress; Multi-core processor; Proactive solution; Neural network; POWER; MANAGEMENT;
D O I
10.1016/j.micpro.2020.103713
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the increasing demand of designing a reliable processing devices, the issue of CMOS ageing is jeopardising the industry of digital devices. Many studies has been cover this area for modelling the ageing behaviour at the device level or developing ageing sensors for on-line delay detection at the system level. However, we are presenting a method to estimate the ageing stresses (e.g. Temperature, Ageing Stress Activity) rather than the modelling ageing (performance degradation) itself. The purpose for estimating the ageing stress is to optimise the system utilisation with the minimisation of ageing stress. In multicore processors, the existence of more than one source of ageing stress is higher than single core processor but the optimisation space is higher as well along with the temperature and power optimisation. In this paper, we have modelled the ageing stress from the application level using machine learning techniques to train data extracted from high level workloads ( e.g. parsec and splash2 benchmarks) on four cores processor from Xeon. The ageing stress model is able to estimate the ageing stress with 0.1% error and is able to proactively reduce the ageing stress by 50%.
引用
收藏
页数:12
相关论文
共 22 条
[1]   BTI mitigation by anti-ageing software patterns [J].
Abbas, Haider Muhi ;
Halak, Basel ;
Zwolinski, Mark .
MICROELECTRONICS RELIABILITY, 2017, 79 :79-90
[2]  
[Anonymous], 2013, DES AUT C DAC 2013 5
[3]  
Bircher W., 2004, TR04110 U TEX AUST, V1
[4]   The high-k solution [J].
Bohr, Mark T. ;
Chau, Robert S. ;
Ghani, Tahir ;
Mistry, Kaizad .
IEEE SPECTRUM, 2007, 44 (10) :29-35
[5]   Temperature Effect Inversion-Aware Power-Performance Optimization for FinFET-Based Multicore Systems [J].
Cai, Ermao ;
Marculescu, Diana .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (11) :1897-1910
[6]  
Carroll A, 2014, IEEE REAL TIME, P287, DOI 10.1109/RTAS.2014.6926010
[7]  
Grasser T., 2007, J. of Telecom. and Inform. Technol, V7, P92
[8]  
Heirman Wim., 2012, 8th International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems (ACACES-2012), P91
[9]   HotSpot: A compact thermal modeling methodology for early-stage VLSI design [J].
Huang, Wei ;
Ghosh, Shougata ;
Velusamy, Siva ;
Sankaranarayanan, Karthik ;
Skadron, Kevin ;
Stan, Mircea R. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (05) :501-513
[10]   Leakage aware dynamic voltage scaling for real-time embedded systems [J].
Jejurikar, R ;
Pereira, C ;
Gupta, R .
41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, :275-280