Delay/Phase regeneration circuits

被引：0
作者：
D'Alessandro, Crescenzo [1 ]
Mokhov, Andrey [1 ]
Bystrov, Alex [1 ]
Yakovlev, Alex [1 ]
机构：
[1] Univ Newcastle, Sch EECE, Microelect Syst Design Grp, Newcastle Upon Tyne, Tyne & Wear, England
来源：
ASYNC 2007: 13TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS | 2007年
基金：
英国工程与自然科学研究理事会;
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Designs which require a phase relationship between two signals to be maintained along a link benefit from the use of repeaters which actively regenerate this relationship. This paper discusses some implementations of phase-regeneration circuits and attempts to introduce the reader to the issues encountered in the design of such circuitry. The paper proposes various design solutions for the dual-rail case, extending the work to the multiple-rail case. A novel device which is able to reconstruct a sequence of events is also presented, the Transition Sequence Encoder. Simulation results are provided with discussion on the relative performance.
引用
收藏
页码：105 / +
页数：2
相关论文
共 50 条
  • [21] Circuits to Measure the Delay Variability of MOSFETs
    Balakrishnan, Karthik
    Jenkins, Keith
    2014 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2014, : 127 - 131
  • [22] Delay Fault Diagnosis in Sequential Circuits
    Benabboud, Y.
    Bosio, A.
    Dilillo, L.
    Girard, P.
    Pravossoudovitch, S.
    Virazel, A.
    Riewer, O.
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 355 - +
  • [23] Observation of phase-flip transition in delay-coupled Nishio-Inaba circuits
    B. Akila
    P. Muruganandam
    The European Physical Journal Special Topics, 2013, 222 : 917 - 926
  • [24] RIDING TO CIRCUITS - INDIANA PROBES DELAY
    HUNTER, DH
    JUDICATURE, 1975, 59 (01) : 18 - 21
  • [25] Delay variation tolerance for domino circuits
    Wu, Kai-Chiang
    Hsieh, Cheng-Tao
    Chang, Shih-Chieh
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 354 - 359
  • [26] Power optimization of delay constrained circuits
    Nayak, A
    Haldar, M
    Banerjee, P
    Chen, CH
    Sarrafzadeh, M
    VLSI DESIGN, 2001, 12 (02) : 125 - 138
  • [27] CUSTOMER EVALUATION OF TELEPHONE CIRCUITS WITH DELAY
    HELDER, GK
    BELL SYSTEM TECHNICAL JOURNAL, 1966, 45 (07): : 1157 - +
  • [28] AUTOMATIC CONTROL OF FANTASTRON DELAY CIRCUITS
    MISHIN, GP
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1964, (02) : 346 - &
  • [29] Negative Group Delay Circuits and Applications
    Xiao, Jian-Kang
    Wang, Qiu-Fen
    Ma, Jian-Guo
    IEEE MICROWAVE MAGAZINE, 2021, 22 (02) : 16 - 32
  • [30] Modelling noise and delay in VLSI circuits
    Pamunuwa, D
    Elassaad, S
    Tenhunen, H
    ELECTRONICS LETTERS, 2003, 39 (03) : 269 - 271
12345