Survey and evaluation of low-power full-adder cells

被引：0
|
作者：
Sayed, A [1 ]
Al-Asaad, H [1 ]
机构：
[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
来源：
ESA'04 & VLSI'04, PROCEEDINGS | 2004年
关键词：
full-adder cell design; low-power circuits; power and delay estimation; VLSI implementations;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we survey, various designs of low-power full-adder cells from conventional CMOS to really inventive XOR-based designs. We further describe simulation experiments that compare the surveyed full-adder cells. The experiments simulate all combinations of input transitions and consequently determine the delay and power consumption for the various full-adder cells. Moreover, the simulation results highlight the weaknesses and the strengths of the various full-adder cell designs.
引用
收藏
页码：332 / 338
页数：7
相关论文
共 50 条
  • [1] Low-power logic styles for full-adder circuits
    Quintana, JM
    Avedillo, MJ
    Jiménez, R
    Rodríguez-Villegas, E
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1417 - 1420
  • [2] Ultra Low-Power Full-Adder for Biomedical Applications
    Chew, Eng Sue
    Phyu, Myint Wai
    Goh, Wang Ling
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 115 - 118
  • [3] A novel low-power full-adder cell for low voltage
    Navi, Keivan
    Maeen, Mehrdad
    Foroutan, Vahid
    Timarchi, Somayeh
    Kavehei, Omid
    INTEGRATION-THE VLSI JOURNAL, 2009, 42 (04) : 457 - 467
  • [4] A New Low-Power Full-Adder Cell For Low Voltage Using CNTFETs
    Jttendra, K. S.
    Srirtivasulu, Avireni
    Singh, Brahrnadeo Prasad
    PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTERS AND ARTIFICIAL INTELLIGENCE - ECAI 2017, 2017,
  • [5] Highly reliable and low-power magnetic full-adder designs for nanoscale technologies
    Rajaei, Ramin
    MICROELECTRONICS RELIABILITY, 2017, 73 : 129 - 135
  • [6] Two novel low-power and high-speed dynamic carbon nanotube full-adder cells
    Bagherizadeh, Mehdi
    Eshghi, Mohammad
    NANOSCALE RESEARCH LETTERS, 2011, 6 : 1 - 7
  • [7] Two novel low-power and high-speed dynamic carbon nanotube full-adder cells
    Mehdi Bagherizadeh
    Mohammad Eshghi
    Nanoscale Research Letters, 6
  • [8] Investigation of low-power low-voltage circuit techniques for a hybrid full-adder cell
    Hassoune, I
    Neve, A
    Legat, JD
    Flandre, D
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 189 - 197
  • [9] Low-power and high-performance 1-bit set Full-adder
    Paulthurai, Anbarasu
    Dharmaraj, Balamurugan
    INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2013, 6 (02): : 105 - 111
  • [10] Energy efficient low-power full-adder by 65 nm CMOS technology in ALU
    Kumar, Suresh N.
    Paramasivam, K.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (12):
12345