Error Correction for TLC and QLC NAND Flash Memories Using Cell-Wise Encoding

被引:3
作者
Bailon, Daniel Nicolas [1 ]
Thiers, Johann-Philipp [1 ]
Freudenberger, Jurgen [1 ]
机构
[1] Univ Appl Sci, Inst Syst Dynam ISD, HTWG Konstanz, D-78462 Constance, Germany
关键词
non-volatile memory; channel capacity; error correction coding; concatenated codes; THRESHOLD-VOLTAGE DISTRIBUTION; PERFORMANCE; DESIGN; CODES;
D O I
10.3390/electronics11101585
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The growing error rates of triple-level cell (TLC) and quadruple-level cell (QLC) NAND flash memories have led to the application of error correction coding with soft-input decoding techniques in flash-based storage systems. Typically, flash memory is organized in pages where the individual bits per cell are assigned to different pages and different codewords of the error-correcting code. This page-wise encoding minimizes the read latency with hard-input decoding. To increase the decoding capability, soft-input decoding is used eventually due to the aging of the cells. This soft-decoding requires multiple read operations. Hence, the soft-read operations reduce the achievable throughput, and increase the read latency and power consumption. In this work, we investigate a different encoding and decoding approach that improves the error correction performance without increasing the number of reference voltages. We consider TLC and QLC flashes where all bits are jointly encoded using a Gray labeling. This cell-wise encoding improves the achievable channel capacity compared with independent page-wise encoding. Errors with cell-wise read operations typically result in a single erroneous bit per cell. We present a coding approach based on generalized concatenated codes that utilizes this property.
引用
收藏
页数:18
相关论文
共 51 条
[1]   Investigation of the RTN Distribution of Nanoscale MOS Devices From Subthreshold to On-State [J].
Amoroso, Salvatore M. ;
Compagnoni, Christian Monzio ;
Ghetti, Andrea ;
Gerrer, Louis ;
Spinelli, Alessandro S. ;
Lacaita, Andrea L. ;
Asenov, Asen .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (05) :683-685
[2]  
[Anonymous], 2019, 18902018 IEEE, P1, DOI DOI 10.1109/IEEESTD.2019.8654228
[3]  
[Anonymous], 2003, PROC 41TH ANN ALLERT
[4]  
[Anonymous], 1968, Information Theory and Reliable Communications
[5]   NAND Flash Memory and Its Place in IoT [J].
Bennett, Sorcha ;
Sullivan, Joe .
2021 32ND IRISH SIGNALS AND SYSTEMS CONFERENCE (ISSC 2021), 2021,
[6]  
Bossert M., 1999, Channel Coding for Telecommunications
[7]  
Cai Y, 2013, DES AUT TEST EUROPE, P1285
[8]   ERROR CORRECTION FOR MULTI-LEVEL NAND FLASH MEMORY USING REED-SOLOMON CODES [J].
Chen, Bainan ;
Zhang, Xinmiao ;
Wang, Zhongfeng .
2008 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: SIPS 2008, PROCEEDINGS, 2008, :94-+
[9]   Block-Wise Concatenated BCH Codes for NAND Flash Memories [J].
Cho, Sung-gun ;
Kim, Daesung ;
Choi, Jinho ;
Ha, Jeongseok .
IEEE TRANSACTIONS ON COMMUNICATIONS, 2014, 62 (04) :1164-1177
[10]   Vt Retention Distribution Tail in a Multitime-Program MLC SONOS Memory Due to a Random-Program-Charge-Induced Current-Path Percolation Effect [J].
Chung, Yueh-Ting ;
Huang, Tzu-I ;
Li, Chi-Wei ;
Chou, You-Liang ;
Chiu, Jung-Piao ;
Wang, Tahui ;
Lee, M. Y. ;
Chen, Kuang-Chao ;
Lu, Chih-Yuan .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (05) :1371-1376