Gate-Level Information Flow Tracking for Security Lattices

被引:26
|
作者
Hu, Wei [1 ]
Mu, Dejun [1 ]
Oberg, Jason [2 ]
Mao, Baolei [3 ]
Tiwari, Mohit [4 ]
Sherwood, Timothy [5 ]
Kastner, Ryan [6 ]
机构
[1] Northwestern Polytech Univ, Sch Automat, Xian, Shaanxi, Peoples R China
[2] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
[3] Northwestern Polytech Univ, Sch Automat, Xian, Shaanxi, Peoples R China
[4] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
[5] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA
[6] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
基金
美国国家科学基金会;
关键词
Security; Design; Verification; High-assurance system; hardware security; gate-level information flow tracking; multilevel security; security lattice; formal method;
D O I
10.1145/2676548
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High-assurance systems found in safety-critical infrastructures are facing steadily increasing cyber threats. These critical systems require rigorous guarantees in information flow security to prevent confidential information from leaking to an unclassified domain and the root of trust from being violated by an untrusted party. To enforce bit-tight information flow control, gate-level information flow tracking (GLIFT) has recently been proposed to precisely measure and manage all digital information flows in the underlying hardware, including implicit flows through hardware-specific timing channels. However, existing work in this realm either restricts to two-level security labels or essentially targets two-input primitive gates and several simple multilevel security lattices. This article provides a general way to expand the GLIFT method for multilevel security. Specifically, it formalizes tracking logic for an arbitrary Boolean gate under finite security lattices, presents a precise tracking logic generation method for eliminating false positives in GLIFT logic created in a constructive manner, and illustrates application scenarios of GLIFT for enforcing multilevel information flow security. Experimental results show various trade-offs in precision and performance of GLIFT logic created using different methods. It also reveals the area and performance overheads that should be expected when expanding GLIFT for multilevel security.
引用
收藏
页码:1 / 25
页数:25
相关论文
共 50 条
  • [21] The area-efficient gate level information flow tracking schemes of digital circuit with multi-level security lattice
    Chen, Yongliang
    Cui, Xiaole
    Cui, Xiaoxin
    Zhang, Xing
    MICROELECTRONICS JOURNAL, 2024, 144
  • [22] GATE-LEVEL SIMULATION.
    d'Abreu, Manuel A.
    1600, (02):
  • [23] Gate-level synthesis of Boolean functions using information theory concepts
    Aguirre, AH
    Coello, CC
    PROCEEDINGS OF THE FOURTH MEXICAN INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE (ENC 2003), 2003, : 268 - 275
  • [24] Gate-Level Simulation with GPU Computing
    Chatterjee, Debapriya
    Deorio, Andrew
    Bertacco, Valeria
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (03)
  • [25] GLA: Gate-Level Abstraction Revisited
    Mishchenko, Alan
    Een, Niklas
    Brayton, Robert
    Baumgartner, Jason
    Mony, Hari
    Nalla, Pradeep
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1399 - 1404
  • [26] Gate-level simulation of quantum circuits
    Viamontes, GF
    Rajagopalan, M
    Markov, IL
    Hayes, JP
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 295 - 301
  • [27] A Formal Framework for Gate-Level Information Leakage Using Z3
    Zhang, Qizhi
    He, Jiaji
    Zhao, Yiqiang
    Guo, Xiaolong
    PROCEEDINGS OF THE 2020 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), 2020,
  • [28] Redesign for Untrusted Gate-level Netlists
    Oya, Masaru
    Yanagisawa, Masao
    Togawa, Nozomu
    2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 219 - 220
  • [29] Gate-level simulation of quantum circuits
    Viamontes, GF
    Rajagopalan, M
    Markov, IL
    Hayes, JP
    QUANTUM COMMUNICATION, MEASUREMENT AND COMPUTING, PROCEEDINGS, 2003, : 311 - 314
  • [30] Gate-Level Netlist Reverse Engineering for Hardware Security: Control Logic Register Identification
    Meade, Travis
    Jin, Yier
    Tehranipoor, Mark
    Zhang, Shaojie
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1334 - 1337