YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Supporting Congestion-Aware Adaptive Routing Using FPGAs

被引:0
作者
Parane, Khyamling [1 ]
Prasad, B. M. Prabhu [1 ]
Talawar, Basavaraj [1 ]
机构
[1] Natl Inst Technol Karnataka, Dept Comp Sci, SPARK Lab, Mangalore 575025, Karnataka, India
关键词
Network on Chip; NoC; BookSim; FPGA; simulation acceleration; custom topology;
D O I
10.1142/S0218126619502025
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many-core systems employ the Network on Chip (NoC) as the underlying communication architecture. To achieve an optimized design for an application under consideration, there is a need for fast and flexible NoC simulator. This paper presents an FPGA-based NoC simulation acceleration framework supporting design space exploration of standard and custom NoC topologies considering a full set of microarchitectural parameters. The framework is capable of designing custom routing algorithms, various traffic patterns such as uniform random, transpose, bit complement and random permutation are supported. For conventional NoCs, the standard minimal routing algorithms are supported. For designing the customtopologies, the table-based routing has been implemented. A custom topology called diagonal mesh has been evaluated using table-based and novel shortest path routing algorithm. A congestion-aware adaptive routing has been proposed to route the packets along the minimally congested path. The congestion-aware adaptive routing algorithm has negligible FPGA area overhead compared to the conventional XY routing. Employing the congestion-aware adaptive routing, network latency is reduced by 55% compared to the XY routing algorithm. The microarchitectural parameters such as buffer depth, traffic pattern and flit width have been varied to observe the effect on NoC behavior. For the 6 x 6 mesh topology, the LUT and FF usages will be increased from 32.23% to 34.45% and from 12.62% to 15% considering the buffer depth of 4 and flit widths of 16 bits, and 32 bits, respectively. Similar behavior has been observed for other configurations of buffer depth and flit width. The torus topology consumes 24% more resources than the mesh topology. The 56-node fat tree topology consumes 27% and 2.2% more FPGA resources than the 6 x 6 mesh and torus topologies. The 56-node fat tree topology with buffer depth of 8 and 16 flits saturates at the injection rates of 40% and 45%, respectively.
引用
收藏
页数:31
相关论文
共 30 条
  • [21] Hybrid Path-Diversity-Aware Adaptive Routing with Latency Prediction Model in Network-on-Chip Systems
    Tsai, Po-An
    Kuo, Yu-Hsin
    Chang, En-Jui
    Hsin, Hsien-Kai
    Wu, An-Yeu
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [22] DATRA: A Power-Aware Dynamic Adaptive Threshold Routing Algorithm for Dragonfly Network-on-Chip Topology
    Pei, Songwen
    Yuan, Jihong
    Ji, Yanfei
    Shen, Tianma
    2019 IEEE INTL CONF ON PARALLEL & DISTRIBUTED PROCESSING WITH APPLICATIONS, BIG DATA & CLOUD COMPUTING, SUSTAINABLE COMPUTING & COMMUNICATIONS, SOCIAL COMPUTING & NETWORKING (ISPA/BDCLOUD/SOCIALCOM/SUSTAINCOM 2019), 2019, : 300 - 307
  • [23] ACO-BASED DEADLOCK-AWARE FULLY-ADAPTIVE ROUTING IN NETWORK-ON-CHIP SYSTEMS
    Su, Kuan-Yu
    Hsin, Hsien-Kai
    Chang, En-Jui
    Wu, An-Yeu
    2012 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2012, : 209 - 214
  • [24] An Asynchronous 2D-Torus Network-on-Chip Using Adaptive Routing Algorithm
    Li, Zhenni
    Li, Jingjiao
    Yan, Aiyun
    Yao, Lan
    BIG DATA COMPUTING AND COMMUNICATIONS, (BIGCOM 2016), 2016, 9784 : 342 - 351
  • [25] Development of an Adaptive Multipath Routing Algorithm by examining the congestion and channel fault of one-hop nodes in network-on-chip
    Shafiei, Forough
    Sattari-Naeini, Vahid
    2018 8TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), 2018, : 231 - 236
  • [26] Planar adaptive network-on-chip supporting deadlock-free and efficient tree-based multicast routing method
    Samman, Faizal Arya
    Hollstein, Thomas
    Glesner, Manfred
    MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (06) : 449 - 461
  • [27] Ant Colony Optimization-Based Adaptive Network-on-Chip Routing Framework Using Network Information Region
    Hsin, Hsien-Kai
    Chang, En-Jui
    Su, Kuan-Yu
    Wu, An-Yeu
    IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (08) : 2119 - 2131
  • [28] Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive network-on-chip routers
    Carrillo, Snaider
    Harkin, Jim
    McDaid, Liam
    Pande, Sandeep
    Cawley, Seamus
    McGinley, Brian
    Morgan, Fearghal
    NEURAL NETWORKS, 2012, 33 : 42 - 57
  • [29] A fuzzy integrated congestion-aware routing algorithm for network on chip面向片上网络的一种模糊集成拥塞感知路由算法
    Shahrouz Yasrebi
    Akram Reza
    Mohammad Nikravan
    Seena Vazifedan
    Frontiers of Information Technology & Electronic Engineering, 2021, 22 : 741 - 755
  • [30] Bio-inspired self-aware fault-tolerant routing protocol for network-on-chip architectures using Particle Swarm Optimization
    Abba, Sani
    Lee, Jeong-A
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 51 : 18 - 38