YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Supporting Congestion-Aware Adaptive Routing Using FPGAs

被引:0
|
作者
Parane, Khyamling [1 ]
Prasad, B. M. Prabhu [1 ]
Talawar, Basavaraj [1 ]
机构
[1] Natl Inst Technol Karnataka, Dept Comp Sci, SPARK Lab, Mangalore 575025, Karnataka, India
关键词
Network on Chip; NoC; BookSim; FPGA; simulation acceleration; custom topology;
D O I
10.1142/S0218126619502025
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many-core systems employ the Network on Chip (NoC) as the underlying communication architecture. To achieve an optimized design for an application under consideration, there is a need for fast and flexible NoC simulator. This paper presents an FPGA-based NoC simulation acceleration framework supporting design space exploration of standard and custom NoC topologies considering a full set of microarchitectural parameters. The framework is capable of designing custom routing algorithms, various traffic patterns such as uniform random, transpose, bit complement and random permutation are supported. For conventional NoCs, the standard minimal routing algorithms are supported. For designing the customtopologies, the table-based routing has been implemented. A custom topology called diagonal mesh has been evaluated using table-based and novel shortest path routing algorithm. A congestion-aware adaptive routing has been proposed to route the packets along the minimally congested path. The congestion-aware adaptive routing algorithm has negligible FPGA area overhead compared to the conventional XY routing. Employing the congestion-aware adaptive routing, network latency is reduced by 55% compared to the XY routing algorithm. The microarchitectural parameters such as buffer depth, traffic pattern and flit width have been varied to observe the effect on NoC behavior. For the 6 x 6 mesh topology, the LUT and FF usages will be increased from 32.23% to 34.45% and from 12.62% to 15% considering the buffer depth of 4 and flit widths of 16 bits, and 32 bits, respectively. Similar behavior has been observed for other configurations of buffer depth and flit width. The torus topology consumes 24% more resources than the mesh topology. The 56-node fat tree topology consumes 27% and 2.2% more FPGA resources than the 6 x 6 mesh and torus topologies. The 56-node fat tree topology with buffer depth of 8 and 16 flits saturates at the injection rates of 40% and 45%, respectively.
引用
收藏
页数:31
相关论文
共 31 条
  • [1] YaNoC: Yet another Network-on-Chip Simulation Acceleration Engine using FPGAs
    Prasad, Prabhu B. M.
    Parane, Khyamling
    Talawar, Basavaraj
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 67 - 72
  • [2] A fuzzy integrated congestion-aware routing algorithm for network on chip
    Yasrebi, Shahrouz
    Reza, Akram
    Nikravan, Mohammad
    Vazifedan, Seena
    FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2021, 22 (05) : 741 - 755
  • [3] Work in Progress: ACAC: An Adaptive Congestion-aware Approximate Communication Mechanism for Network-on-Chip Systems
    Zhou, Shize
    Xue, Yongqi
    Li, Siyue
    Ji, Jinlun
    Cheng, Tong
    Li, Li
    Fu, Yuxiang
    2022 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE, AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES 2022), 2022, : 5 - 6
  • [4] Congestion-aware wireless network-on-chip for high-speed communication
    Devanathan, M.
    Ranganathan, V
    Sivakumar, P.
    AUTOMATIKA, 2020, 61 (01) : 92 - 98
  • [5] A congestion-aware OE router employing fair arbitration for network-on-chip
    Lu Liu
    Yadong Sun
    Zhangming Zhu
    Yintang Yang
    Journal of Semiconductors, 2018, (12) : 196 - 202
  • [6] A congestion-aware OE router employing fair arbitration for network-on-chip
    Liu, Lu
    Sun, Yadong
    Zhu, Zhangming
    Yang, Yintang
    JOURNAL OF SEMICONDUCTORS, 2018, 39 (12)
  • [7] Congestion-aware ant colony based routing algorithms for efficient application execution on Network-on-Chip platform
    Nedjah, Nadia
    Silva Junior, Luneque
    Mourelle, Luiza de Macedo
    EXPERT SYSTEMS WITH APPLICATIONS, 2013, 40 (16) : 6661 - 6673
  • [8] A Decentralised, Autonomous, and Congestion-aware Thermal Monitoring Infrastructure for Photonic Network-on-Chip
    Buter, Wolfgang
    Huang, Yanqiu
    Gregorek, Daniel
    Garcia-Ortiz, Alberto
    2015 10TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2015,
  • [9] A new congestion-aware routing algorithm in network-on-chip: 2D and 3D comparison
    Gaffour K.
    Benhaoua M.K.
    Benyamina A.H.
    Zahaf H.E.
    International Journal of Computers and Applications, 2023, 45 (01) : 27 - 35
  • [10] DICA: destination intensity and congestion-aware output selection strategy for network-on-chip systems
    Mehranzadeh, Amin
    Khademzadeh, Ahmad
    Bagherzadeh, Nader
    Reshadi, Midia
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2019, 13 (04): : 335 - 347