DESIGN OF AN INTERLAYER DEBLOCKING FILTER ARCHITECTURE FOR H.264/SVC BASED ON A NOVEL SAMPLE-LEVEL FILTERING ORDER

被引：0

作者：

Correa, Guilherme ^{[1
]}

Silva, Thaisa ^{[2
]}

Cruz, Luis A. ^{[3
]}

Agostini, Luciano ^{[1
]}

机构：

[1] Univ Fed Pelotas, Grp Architectures & Integrated Circuits, Pelotas, Brazil

[2] Univ Fed Rio Grande do Sul, Microelect Grp, BR-90046900 Porto Alegre, RS, Brazil

[3] Univ Coimbra, Inst Telecommun, P-3000 Coimbra, Portugal

来源：

SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS | 2009年

关键词：

H.264/SVC; scalability; deblocking filter; architectural design;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the architectural design for an interlayer Deblocking Filter of the H.264/SVC standard. The architecture described applies a novel and efficient processing order based on sample-level filterings. This order allows a better exploration of the filter parallelism, decreasing in 25% the number of cycles used to filter the videos, when compared to the best related work. Four concurrent filter cores were used in the architecture, which was described in VHDL and synthesized for an Altera Stratix III FPGA device. The timing analysis results showed that this design is able to filter up to 130 HDTV (1920x1080 pixels) frames per second.

引用

页码：102 / +

页数：3

共 14 条

[1]

*ALT CORP, ALT PROGR SOL CO

[2]

CHEN Q, 2008, 3 INT C COMM NETW CH

[3]

ERNST E, 2007, THESIS NEW YORK

[4]

Khurana G., 2006, IEEE T CONSUMER ELEC

[5]

LI L, 2005, IEICE T INFORM SYSTE

[6]

List P., 2003, IEEE T CIRCUITS SYST

[7]

Richardson I., 2003, H 264 MPEG 4 VIDEO C

[8]

ROSA VS, 2007, C VER LARG SCAL INT

[9] Overview of the Scalable Video Coding extension of the H.264/AVC standard [J].

Schwarz, Heiko ;

Marpe, Detlev ;

Wiegand, Thomas .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (09) :1103-1120

[10]

SHENG B, 2004, INT C IM PROC

← 1 2 →