Hybrid DPWM with digital delay-locked loop

被引：0

作者：

Yousefzadeh, Vahid ^{[1
]}

Takayama, Toru ^{[1
]}

Maksimovic, Dragan ^{[1
]}

机构：

[1] Univ Colorado, Colorado Power Elect Ctr, ECE Dept, Boulder, CO 80309 USA

来源：

PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON COMPUTERS IN POWER ELECTRONICS | 2006年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper introduces a fully synthesizable hybrid digital pulse width modulator (DPWM). The DPWM includes a digital delay locked loop around a delay-line with discretely programmable delay cells to achieve constant-frequency clocked operation with the best possible resolution over a range of process or temperature variations. The DPWM module can implement trailing-edge, leading-edge or triangular modulation. It includes two outputs with programmable dead-times, suitable for DC-DC converters with synchronous rectifiers. The DPWM module is well suited for FPGA or custom chip implementation. Experimental results are shown for a 780 KHz, 10-bit FPGA realization.

引用

页码：142 / +

页数：2

共 50 条

[21] A Delay-Locked Loop With Statistical Background Calibration
Kao, Shao-Ku
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (10) : 961 - 965
[22] Delay-locked loop with generalized detector characteristic
Wilde, A
IEEE ISSSTA '96 - IEEE FOURTH INTERNATIONAL SYMPOSIUM ON SPREAD SPECTRUM TECHNIQUES & APPLICATIONS, PROCEEDINGS, VOLS 1-3, 1996, : 450 - 454
[23] THEORY AND NOISE DYNAMICS OF DELAY-LOCKED LOOP
LINDGREN, AG
PINKOS, RF
SCHUMACHER, ME
IEEE TRANSACTIONS ON GEOSCIENCE ELECTRONICS, 1970, GE 8 (01): : 30 - +
[24] An anti-boundary switching fine-resolution digital delay-locked loop
Kim, Jongsun
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 96 (03) : 445 - 454
[25] An all-digital delay-locked loop using a new LPF state machine
Wang, Zhijun
Liang, Liping
Wang, Xingjun
2006 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES,VOLS 1-3, 2006, : 813 - +
[26] A High-Resolution Wide-Range Dual-Loop Digital Delay-Locked Loop Using a Hybrid Search Algorithm
Han, Sangwoo
Kim, Jongsun
2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 293 - 296
[27] Fault and Soft Error Tolerant Delay-Locked Loop
Yang, Jun-Yu
Huang, Shi-Yu
2020 IEEE 29TH ASIAN TEST SYMPOSIUM (ATS), 2020, : 108 - 113
[28] A Clock Generator Based on Multiplying Delay-Locked Loop
Hwang, Chorng-Sii
Chu, Ting-Li
Chen, Wen-Cheng
2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 98 - 102
[29] Multimode clock generation using delay-locked loop
Susplugas, O
Philippe, P
ELECTRONICS LETTERS, 2003, 39 (04) : 347 - 349
[30] A reduced reference spur multiplying delay-locked loop
Wang, Xin Jie
Kwasniewski, Tadeusz
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (08) : 1620 - 1627

← 1 2 3 4 5 →