Design of the TRIO system-on-chip for aerospace

被引：4

作者：

Kottaras, G ^{[1
]}

Sarris, E

Paschalidis, B

Stamatopoulos, N

Paschalidis, N

机构：

[1] Democritus Univ Thrace, Thrace, Greece

[2] Johns Hopkins Univ, Appl Phys Lab, Laurel, MD 20723 USA

来源：

IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS | 2004年 / 40卷 / 03期

基金：

美国国家航空航天局;

关键词：

D O I：

10.1109/TAES.2004.1337460

中图分类号：

V [航空、航天];

学科分类号：

08 ; 0825 ;

摘要：

Several design and testing aspects of the TRIO smart sensor data acquisition chip, developed by JHU/APL for NASA spacecraft applications are presented. TRIO includes a 10 bit self-corrected analog-to-digital converter (ADC), 16/32 analog inputs, a front end multiplexer with selectable aquisition time, a current source, memory, serial and parallel bus, and control logic. So far TRIO is used in many missions including Contour, Messenger, Stereo, Pluto, and the generic JPL X2000 spacecraft bus.

引用

页码：862 / 878

页数：17

共 50 条

[31] System-on-chip design methodology for a statistical coder
Le, Thinh M.
Tian, X. H.
Ho, B. L.
Nankoo, J.
Lian, Y.
SEVENTEENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, 2006, : 82 - +
[32] System-on-chip design: impact on education and research
De Man, Hugo
IEEE Design and Test of Computers, 16 (03): : 11 - 19
[33] Reconfigurable System-On-Chip Design Using FPGA
Muralikrishna, B.
Madhumati, G. L.
Khan, Habibulla
Deepika, K. Gnana
2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
[34] Constrained algorithmic IP design for system-on-chip
Coussy, P.
Casseau, E.
Bomel, P.
Baganne, A.
Martin, E.
INTEGRATION-THE VLSI JOURNAL, 2007, 40 (02) : 94 - 105
[35] Extensible and configurable processors for system-on-chip design
Nurmi, Jari
Leibson, Steve
Campi, Fabio
Panis, Christian
ADVANCED SIGNAL PROCESSING, CIRCUITS, AND SYSTEM DESIGN TECHNIQUES FOR COMMUNICATIONS, 2006, : 45 - +
[36] Design of an architecture for Multiprocessor System-on-Chip (MPSoC)
Hu Yue-li
Ding Qian
2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 267 - +
[37] Design methodology of a configurable system-on-chip architecture
Wallner, S
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 283 - 284
[38] The Controller Design Based on Fieldbus and System-on-Chip
Lin, Shiwei
2009 INTERNATIONAL CONFERENCE ON INFORMATION MANAGEMENT, INNOVATION MANAGEMENT AND INDUSTRIAL ENGINEERING, VOL 3, PROCEEDINGS, 2009, : 567 - 569
[39] Design of a configurable system-on-chip for audio application
Tan, Honghe
Sun, Yihe
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 740 - 743
[40] Multimedia terminal system-on-chip design and simulation
Barbieri, I
Bariani, M
Scotto, A
Raggio, M
EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (16) : 2694 - 2700

← 1 2 3 4 5 →