Multi-input variable-threshold circuits for multi-valued logic functions

被引:6
|
作者
Syuto, M [1 ]
Shen, J [1 ]
Tanno, K [1 ]
Ishizuka, O [1 ]
机构
[1] Miyazaki Univ, Miyazaki 8892192, Japan
关键词
D O I
10.1109/ISMVL.2000.848596
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, two-types of Multi-Input Variable-Threshold (M-I V-T) circuits and their applications to Multi-Valued Logic (MVL) are proposed. M-I V-T circuits are extensions Of binary CMOS NAND and NOX gates to multi-valued logic. First, definitions of M-I V-T functions realized with M-I V-T circuits are presented, they are implemented using neuron-MOS transistors. The neuron-MOS transistor is a novel device with multi-input gates and can fabricated by the standard CMOS process with a double-poly layer. Therefore, the proposed circuits can be easily fabricated by the standard CMOS process instead of using tho multi-le vel ion implantation process. Second, the characteristics of the proposed circuits are evaluated using HSPICE simulations. Third, realization of a product term using M-I V-T circuits is presented. The circuit implementation of the product term is extended naturally from the literal circuit and is more powerful than the literal circuit. Finally, the synthesis of a MVL function with M-I V-T circuits is discussed.
引用
收藏
页码:27 / 32
页数:4
相关论文
共 50 条
  • [41] Birkhoff integral for multi-valued functions
    Cascales, B
    Rodríguez, J
    JOURNAL OF MATHEMATICAL ANALYSIS AND APPLICATIONS, 2004, 297 (02) : 540 - 560
  • [42] DECOMPOSTION OF MULTI-VALUED SWITCHING FUNCTIONS
    WALIUZZAMAN, KM
    VRANESIC, AG
    COMPUTER JOURNAL, 1970, 13 (04): : 359 - +
  • [43] A SURVEY OF THE RESEARCH ON MULTI-VALUED QUANTUM CIRCUITS
    Fan, Fu-You
    Yang, Guowu
    Le, Qian-Qi
    Luo, Qing-Bin
    2012 INTERNATIONAL CONFERENCE ON WAVELET ACTIVE MEDIA TECHNOLOGY AND INFORMATION PROCESSING (LCWAMTIP), 2012, : 338 - 341
  • [44] Testability Design of Multi-valued RTD circuits
    Lin Mi
    Zhang Haipeng
    Sun Lingling
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 510 - 513
  • [45] Application of evolutionary algorithms to the design of logic circuits consisted of multi-input gates
    Chiba, S
    PROCEEDINGS OF THE NINTH IASTED INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND SOFT COMPUTING, 2005, : 43 - 48
  • [46] Representation of Unbalanced Terms In Multi-valued Logic
    Chaoued, Nouha
    Borgi, Amel
    2015 IEEE 12TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2015,
  • [47] A minimum adequate set of multi-valued logic
    Daizhan Cheng
    Jun-e Feng
    Jianli Zhao
    Shihua Fu
    Control Theory and Technology, 2021, 19 : 425 - 429
  • [48] MINIMAL DISJUNCTIVE FORMS IN A MULTI-VALUED LOGIC
    LEVY, G
    COMPTES RENDUS HEBDOMADAIRES DES SEANCES DE L ACADEMIE DES SCIENCES SERIE A, 1969, 269 (15): : 613 - &
  • [49] Reconfiguring system hierarchies with multi-valued logic
    Maksimov, D. Yu.
    AUTOMATION AND REMOTE CONTROL, 2016, 77 (03) : 462 - 472
  • [50] On the use of VHDL as a multi-valued logic simulator
    Rozon, C
    1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1996, : 110 - 115