Multi-input variable-threshold circuits for multi-valued logic functions

被引:6
|
作者
Syuto, M [1 ]
Shen, J [1 ]
Tanno, K [1 ]
Ishizuka, O [1 ]
机构
[1] Miyazaki Univ, Miyazaki 8892192, Japan
关键词
D O I
10.1109/ISMVL.2000.848596
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, two-types of Multi-Input Variable-Threshold (M-I V-T) circuits and their applications to Multi-Valued Logic (MVL) are proposed. M-I V-T circuits are extensions Of binary CMOS NAND and NOX gates to multi-valued logic. First, definitions of M-I V-T functions realized with M-I V-T circuits are presented, they are implemented using neuron-MOS transistors. The neuron-MOS transistor is a novel device with multi-input gates and can fabricated by the standard CMOS process with a double-poly layer. Therefore, the proposed circuits can be easily fabricated by the standard CMOS process instead of using tho multi-le vel ion implantation process. Second, the characteristics of the proposed circuits are evaluated using HSPICE simulations. Third, realization of a product term using M-I V-T circuits is presented. The circuit implementation of the product term is extended naturally from the literal circuit and is more powerful than the literal circuit. Finally, the synthesis of a MVL function with M-I V-T circuits is discussed.
引用
收藏
页码:27 / 32
页数:4
相关论文
共 50 条
  • [21] Modeling multi-valued circuits in SystemC
    Grosse, D
    Fey, G
    Drechsler, R
    33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 281 - 286
  • [22] Multi-valued simulation of digital circuits
    Ubar, R
    1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 721 - 724
  • [23] Verification of multi-valued logic networks
    Drechsler, R
    1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1996, : 10 - 15
  • [24] Bilattices for deductions in multi-valued logic
    Carotenuto, Gemma
    Gerla, Giangiacomo
    INTERNATIONAL JOURNAL OF APPROXIMATE REASONING, 2013, 54 (08) : 1066 - 1086
  • [25] On adequate sets of multi-valued logic *
    Cheng, Daizhan
    Feng, Jun-E
    Zhao, Jianli
    Fu, Shihua
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 2021, 358 (13): : 6705 - 6722
  • [26] Multi Project: Multi-Valued and Parallel Molecular Logic
    Collini, E.
    Levine, R. D.
    Remacle, F.
    Rogge, S.
    Willner, I.
    INTERNATIONAL JOURNAL OF UNCONVENTIONAL COMPUTING, 2012, 8 (04) : 307 - 312
  • [27] Multi-valued logic learning control
    Xu, Li
    Zhu, Jing
    Jiang, Jingping
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1998, 26 (05): : 66 - 68
  • [28] Implementation of multi-valued logic, simultaneous literal operations with full CMOS current-mode threshold circuits
    Temel, T
    Morgül, A
    ELECTRONICS LETTERS, 2002, 38 (04) : 160 - 161
  • [29] On a Minimization of Variables to Represent Sparse Multi-Valued Input Decision Functions
    Sasao, Tsutomu
    2019 IEEE 49TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2019, : 182 - 187
  • [30] CONVERGENCE OF AN ITERATIVE ALGORITHM FOR COMPUTING PARAMETERS OF MULTI-VALUED THRESHOLD FUNCTIONS
    Burdelev, A. V.
    PRIKLADNAYA DISKRETNAYA MATEMATIKA, 2018, (39): : 107 - 115