Multi-input variable-threshold circuits for multi-valued logic functions

被引:6
|
作者
Syuto, M [1 ]
Shen, J [1 ]
Tanno, K [1 ]
Ishizuka, O [1 ]
机构
[1] Miyazaki Univ, Miyazaki 8892192, Japan
关键词
D O I
10.1109/ISMVL.2000.848596
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, two-types of Multi-Input Variable-Threshold (M-I V-T) circuits and their applications to Multi-Valued Logic (MVL) are proposed. M-I V-T circuits are extensions Of binary CMOS NAND and NOX gates to multi-valued logic. First, definitions of M-I V-T functions realized with M-I V-T circuits are presented, they are implemented using neuron-MOS transistors. The neuron-MOS transistor is a novel device with multi-input gates and can fabricated by the standard CMOS process with a double-poly layer. Therefore, the proposed circuits can be easily fabricated by the standard CMOS process instead of using tho multi-le vel ion implantation process. Second, the characteristics of the proposed circuits are evaluated using HSPICE simulations. Third, realization of a product term using M-I V-T circuits is presented. The circuit implementation of the product term is extended naturally from the literal circuit and is more powerful than the literal circuit. Finally, the synthesis of a MVL function with M-I V-T circuits is discussed.
引用
收藏
页码:27 / 32
页数:4
相关论文
共 50 条
  • [1] Research on Multi-valued Multi-input Multi-output Logic Functions Optimization Algorithm
    Qiu Jianlin
    Feng, Li
    Chen Jianping
    Xiang, Gu
    Peng, He
    DCABES 2008 PROCEEDINGS, VOLS I AND II, 2008, : 714 - 720
  • [2] A Sequence of Functions of the Multi-Valued Logic
    Andreev, A. A.
    MOSCOW UNIVERSITY MATHEMATICS BULLETIN, 2011, 66 (06) : 273 - 277
  • [3] Basic circuits for multi-valued sequential logic
    Fatma Sarica
    Avni Morgül
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 91 - 96
  • [4] Basic circuits for multi-valued sequential logic
    Sarica, Fatma
    Morgul, Avni
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) : 91 - 96
  • [5] MULTI-VALUED LOGIC
    PERRINE, S
    ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1978, 33 (11-1): : 376 - 382
  • [6] Magnonic interferometric switch for multi-valued logic circuits
    Balynsky, Michael
    Kozhevnikov, Alexander
    Khivintsev, Yuri
    Bhowmick, Tonmoy
    Gutierrez, David
    Chiang, Howard
    Dudko, Galina
    Filimonov, Yuri
    Liu, Guanxiong
    Jiang, Chenglong
    Balandin, Alexander A.
    Lake, Roger
    Khitun, Alexander
    JOURNAL OF APPLIED PHYSICS, 2017, 121 (02)
  • [7] Linear Decompositions for Multi-Valued Input Classification Functions
    Sasao, Tsutomu
    Butler, Jon T.
    2021 IEEE 51ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2021), 2021, : 19 - 25
  • [9] Generation of Unary Monotone Functions of Multi-Valued Logic
    Panin, D. Yu.
    MOSCOW UNIVERSITY MATHEMATICS BULLETIN, 2010, 65 (06) : 257 - 260
  • [10] Secure Design Flow for Asynchronous Multi-Valued Logic Circuits
    Rafiev, Ashur
    Murphy, Julian P.
    Yakovlev, Alex
    40TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC ISMVL 2010, 2010, : 264 - 269