共 9 条
- [1] [Anonymous], 2017, Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects, DOI [10.1007/978-3-319-42037-0\_2, DOI 10.1007/978-3-319-42037-0]
- [2] Degrauwe M.G.R., 1987, IEEE J SOLID STATE C, V22
- [4] Jianhai Yu, 2009, WSEAS Transactions on Circuits and Systems, V8, P548
- [5] Koh H.Y., 1990, IEEE T COMPUTER AIDE, V9
- [6] Kubo Y., 2018, 9 INT C ADV MICR ENG
- [7] Matsuba T., 2018, IEEE INT S INT SIGN
- [8] Sheu B.J., 1990, IEEE P G, V137
- [9] Swings K., 1991, P EDAC, P475