A 5-Gbit/s CMOS optical receiver frontend

被引：0
作者：
Beaudoin, F [1 ]
El-Gamal, MN [1 ]
机构：
[1] McGill Univ, Montreal, PQ H3A 2A7, Canada
来源：
2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
An optical receiver frontend achieving a 5-Gbls bit-rate was realized in a 0.18mum CMOS process. The preamplifier has a measured gain of 58.7dBOmega, an input-referred current noise of 13 pA/rootHz, and uses a constant-k filter to extend the bandwidth. The TIA is followed by a chain of amplification stages with passive offset control. The receiver operates from a 1.8V power supply, while dissipating only 47mW (97mW with the complete test circuitry and buffers). The circuit is housed in a standard CFP24 package.
引用
收藏
页码：168 / 171
页数：4
相关论文
共 50 条
  • [41] Very low-voltage (0.8V) CMOS receiver frontend for 5 GHz RF applications
    El-Gamal, MN
    Lee, KH
    Tsang, TK
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2002, 149 (5-6): : 355 - 362
  • [42] An Integrated High Linearity CMOS Receiver Frontend for 24-GHz Applications
    Rastegar, Habib
    Ryu, Jee-Youl
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (05) : 595 - 604
  • [43] CMOS tunable TIA for 1.25 Gbit/s optical gigabit Ethernet
    del Pozo, J. M. Garcia
    Celma, S.
    Sanz, M. T.
    Alegre, J. P.
    [J]. ELECTRONICS LETTERS, 2007, 43 (23) : 1303 - 1305
  • [44] Fully Integrated 0.18-μm CMOS Carrierless UWB Receiver Frontend
    Miao, M.
    Huynh, C.
    Nguyen, C.
    [J]. 2010 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM, 2010,
  • [45] 2.5 Gbit/s CMOS transimpedance amplifier for optical communication applications
    Park, SM
    Yoo, HJ
    [J]. ELECTRONICS LETTERS, 2003, 39 (02) : 211 - 212
  • [46] HIGH-SENSITIVITY 5 GBIT/S OPTICAL RECEIVER MODULE USING SI IC AND GAINAS APD
    FUJITA, S
    SUZAKI, T
    MATSUOKA, A
    MIYAZAKI, S
    TORIKAI, T
    NAKATA, T
    SHIKADA, M
    [J]. ELECTRONICS LETTERS, 1990, 26 (03) : 175 - 176
  • [47] Design Techniques for a 60 Gb/s 173 mW Wireline Receiver Frontend in 65 nm CMOS Technology
    Han, Jaeduk
    Lu, Yue
    Sutardja, Nicholas
    Jung, Kwangmo
    Alon, Elad
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (04) : 871 - 880
  • [48] A 60Gb/s 173mW Receiver Frontend in 65nm CMOS Technology
    Han, Jaeduk
    Lu, Yue
    Sutardja, Nicholas
    Jung, Kwangmo
    Alon, Elad
    [J]. 2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS), 2015,
  • [49] A 416-mW 32-Gbit/s 300-GHz CMOS Receiver
    Hara, Shinsuke
    Katayama, Kosuke
    Takano, Kyoya
    Dong, Ruibing
    Watanabe, Issei
    Sekine, Norihiko
    Kasamatsu, Akifumi
    Yoshida, Takeshi
    Amakawa, Shuhei
    Fujishima, Minoru
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2017, : 65 - 67
  • [50] A 3.125-Gbit/s parallel optical receiver in 0.13-/μtm CMOS with direct crosstalk power penalty measurement capability
    Tang, Wei
    Plant, David V.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (12) : 1426 - 1430
12345