A 0.18-μm CMOS offset-PLL upconversion modulation loop IC for DCS1800 transmitter

被引:15
作者
Hsu, JM [1 ]
机构
[1] Ind Technol Res Inst, Syst On Chip Technol Ctr, Hsinchu 310, Taiwan
关键词
CMOS; DCS; GSM; I/Q modulator; phase-locked loop (PLL); transmitter;
D O I
10.1109/JSSC.2003.809518
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A DCS1800 offset-phase-locked-loop upconversion modulation loop integrated circuit (IC) fabricated in a 0.18-mum CMOS technology is presented in this paper. This IC operates at 2.8-V supply voltage with a-current consumption of 36 mA. The measured root-mean-square and peak phase errors of the Gaussian minimum shift keying (GMSK) transmission signal are 1.6degrees and 4degrees, respectively. It is shown that such circuits can be implemented in CMOS process with current dissipation and performance comparable to BiCMOS chips. Advantages of upconversion modulation loop and design issues of I/Q modulators are also described.
引用
收藏
页码:603 / 613
页数:11
相关论文
共 23 条
[1]  
ETSI, 1998, DIG CELL TEL SYST PH
[2]  
*EUR TEL STAND I, 1997, DIG CELL TEL SYST PH
[3]  
EYNDE FO, 2001, IEEE INT SOL STAT CI, P196
[4]  
Feng S, 1998, IEEE MTT S INT MICR, P85, DOI 10.1109/MWSYM.1998.689329
[5]  
IRVINE G, 1998, IEEE INT SOL STAT CI, P364
[6]   A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL [J].
Kim, S ;
Lee, K ;
Moon, Y ;
Jeong, DK ;
Choi, YH ;
Lim, HK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (05) :691-700
[7]   INJECTION LOCKING OF MICROWAVE SOLID-STATE OSCILLATORS [J].
KUROKAWA, K .
PROCEEDINGS OF THE IEEE, 1973, 61 (10) :1386-1410
[8]   A low-noise phase-locked loop design by loop bandwidth optimization [J].
Lim, K ;
Park, CH ;
Kim, DS ;
Kim, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (06) :807-815
[9]  
*LUC TECHN, 2002, W2020B TRANSM APPL N
[10]   A low power high spectral purity frequency translational loop for wireless applications [J].
Margarit, MA ;
Deen, MJ .
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, :593-596