共 17 条
- [1] [Anonymous], 2010, International Technology Roadmap for Semiconductors (ITRS) - System Driver 2010 update
- [2] Small Delay Fault Model for Intra-Gate Resistive Open Defects [J]. 2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 27 - +
- [3] Azevedo J, 2012, DES AUT TEST EUROPE, P532
- [4] Bruchon N., 2007, THESIS U MONTPELLIER
- [5] Cadence Inc, 2008, SPECTR US GUID
- [7] Design considerations for MRAM [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (01) : 25 - 39
- [8] Park S.P., 2012, PROC ACMIEEE INT S L, P3, DOI DOI 10.1186/1556-276X-8-92
- [9] Savtchenko L., 2003, United States Patent, Patent No. [6545906B1, 6545906]