Mechanical properties of a plasma-modified porous low-k material

被引:16
作者
Broussous, L. [1 ]
Berthout, G. [2 ]
Rebiscoul, D. [3 ]
Rouessac, V. [4 ]
Ayral, A. [4 ]
机构
[1] STMicroelectronics, F-38926 Crolles, France
[2] CSM Instruments, CH-2034 Peseux, Switzerland
[3] CEA, LETI, MINATEC, F-38054 Grenoble, France
[4] Univ Montpellier 2, IEM, F-34095 Montpellier, France
关键词
Mechanical strength; Porous low-k; Plasma treatment;
D O I
10.1016/j.mee.2009.05.018
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For 45 nm and beyond microelectronics technology nodes, the integration of porous low dielectric constant (low-k) materials is now required to reach integrated dielectric constant values lower than 2.7. However, porous low-k materials have lower mechanical strength in comparison with traditional dense materials and are also affected by chemical diffusion through the interconnected porosity during the various integration processes. Different types of plasma post-treatments which lead to surface modification of the porous low-k material with possible formation of a top surface layer, change of surface structure and "pore sealing" effect were applied. Highly sensitive instruments for mechanical investigation of thin layers, such as the Ultra Nano Hardness Tester (UNHT) and Nano Scratch Tester (NST) were applied for characterization of the effect of the plasma post-treatments on the mechanical behavior of a porous low-k material. Preliminary results are presented and discussed in this paper. (C) 2009 Elsevier B.V. All rights reserved.
引用
收藏
页码:466 / 469
页数:4
相关论文
共 17 条
[1]  
Aimadeddine M, 2006, IEEE INT INTERC TECH, P81
[2]   Impact of patterning and ashing on electrical properties and reliability of interconnects in a porous SiOCH ultra low-k dielectric material [J].
Aimadeddine, M ;
Arnal, V ;
Farcy, A ;
Guedj, C ;
Chevolleau, T ;
Posséme, N ;
David, T ;
Assous, M ;
Louveau, O ;
Volpi, F ;
Torres, J .
MICROELECTRONIC ENGINEERING, 2005, 82 (3-4) :341-347
[3]  
ARNAL V, 2005, ECS PV ULSI PROCESS, P221
[4]   Porous dielectric Dual Damascene Patterning issues for 65nm node : Can architecture bring a solution? [J].
Assous, M ;
Simon, J ;
Broussous, L ;
Bourlot, C ;
Fayolle, M ;
Louveau, O ;
Roman, A ;
Tabouret, E ;
Feldis, H ;
Louis, D ;
Torres, J .
PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, :97-99
[5]   Porosity and structure evolution of a SIOCH low k material during post-etch cleaning process [J].
Broussous, L. ;
Puyrenier, W. ;
Rebiscoul, D. ;
Rouessac, V. ;
Ayral, A. .
MICROELECTRONIC ENGINEERING, 2007, 84 (11) :2600-2605
[6]   Sidewall restoration of porous ultra low-k dielectrics for sub-45 nm technology nodes [J].
Chaabouni, H. ;
Chapelon, L. L. ;
Aimadeddine, M. ;
Vitiello, J. ;
Farcy, A. ;
Delsol, R. ;
Brun, P. ;
Fossati, D. ;
Arnal, V. ;
Chevolleau, T. ;
Joubert, O. ;
Torres, J. .
MICROELECTRONIC ENGINEERING, 2007, 84 (11) :2595-2599
[7]   Effect of plasma process on low-k material and barrier layer performance [J].
Chen, XT ;
Gui, D ;
Mo, ZQ ;
Du, AY ;
Chi, DZ ;
Wang, WD ;
Wang, YH ;
Lu, D ;
Tang, LJ ;
Li, WH ;
Wong, LY .
THIN SOLID FILMS, 2006, 504 (1-2) :248-251
[8]  
*CSM, CSM INSTR APPL B, V27
[9]  
*CSM, CSM INSTR APPL B, V7
[10]  
Humbert A, 2006, MATER RES SOC SYMP P, V914, P259