Power Imbalance Compensation of Parallel Combining Twin Class-E Inverters by DC Current Detection Fed Back to Gate-Signal Phase Control

被引:1
作者
Koyama, Satoshi [1 ]
Mizutani, Minoru [1 ]
Ohira, Takashi [1 ]
机构
[1] Toyohashi Univ Technol, Toyohashi, Aichi, Japan
来源
2020 IEEE INTERNATIONAL CONFERENCE ON POWER AND ENERGY (PECON 2020) | 2020年
关键词
RF inverter; class-E amplifier; phase shift; power combining; feed-back; load impedance; switching MOSFET; HIGH-FREQUENCY; DESIGN;
D O I
10.1109/PECon48942.2020.9314592
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes compensation scheme to address the power imbalance in twin class-E inverters that allow the combination of radio frequency (RF) output power in parallel. We start with a single class-E inverter with DC current consumption and RF output current formulate in terms of load impedance. We apply the derived formula to twin class-E inverters coupled in parallel and show that an RF output power imbalance can be detected by observing the DC current imbalance. A circuit simulation shows that it is possible to compensate for this power imbalance by adjusting the gate-phase delay. The simulation also shows that this adjustment can be performed automatically by feeding the DC current difference back to the gate-phase shifters. We then use this feedback scheme in a prototype experiment that achieves 490 W output power at 6.78 MHz. We demonstrate the reduction of the DC current imbalance from 10.3% is successfully suppressed down to 0.3% or lower.
引用
收藏
页码:89 / 94
页数:6
相关论文
共 15 条
[1]  
Akuzawa Y, 2015, IEEE MTT S INT MICR
[2]  
Branas C., IEEE T CIRCUITS-I, V55, P2128
[3]   High-Frequency, High-Power Resonant Inverter With eGaN FET for Wireless Power Transfer [J].
Choi, Jungwon ;
Tsukiyama, Daisuke ;
Tsuruda, Yoshinori ;
Davila, Juan Manuel Rivas .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (03) :1890-1896
[4]  
Ewing G.D., 1964, High-efficiency radio-frequency power amplifiers
[5]   Design of phase-controlled class E inverter with asymmetric circuit configuration [J].
Kawamoto, D ;
Sekiya, H ;
Koizumi, H ;
Sasase, I ;
Mori, S .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2004, 51 (10) :523-528
[6]  
Kazimierczuk M.K., 2011, Resonant Power Converters, P334
[7]  
Li YF, 2012, PROC IEEE INT SYMP, P217, DOI 10.1109/ISIE.2012.6237087
[8]  
Miyaji K., 2019, 2019 ASIAN WIRELESS
[9]   Load impedance perturbation formulas for class-E power amplifiers [J].
Ohira, Takashi .
IEICE COMMUNICATIONS EXPRESS, 2020, 9 (10) :482-488
[10]   Plasma-Driven System Circuit Design With Asymmetrical Pulsewidth Modulation Scheme [J].
Pai, Fu-Sheng ;
Ou, Chung-Lun ;
Huang, Shyh-Jier .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (09) :4167-4174