共 24 条
[1]
[Anonymous], MICROELECTRONICS PAC
[2]
BINDRA A, 1999, ELECT DESIGN 0517, P52
[3]
CLEMENTI J, 1993, P ELECTR C, P175, DOI 10.1109/ECTC.1993.346835
[4]
ERICKSEN T, 1997, PCIM POWER ELECT I P
[5]
Ferreira JA, 1997, APPL POWER ELECT CO, P419, DOI 10.1109/APEC.1997.581484
[6]
FISHER R, 1995, APPL POWER ELECT CO, P12, DOI 10.1109/APEC.1995.468955
[7]
GIBSON B, 1990, SURFACE MOUNT TECHNO, P23
[8]
An innovative technique for packaging power electronic building blocks using metal posts interconnected parallel plate structures
[J].
IEEE TRANSACTIONS ON ADVANCED PACKAGING,
1999, 22 (02)
:136-144
[9]
HO TH, 1995, ECTC, P930
[10]
IACOB P, 1994, P INT S TEST FAIL AN, P319