Synthesis and optimization of interface hardware between IP's operating at different clock frequencies

In system-on-a-chip design, interfacing of Intellectual Property (IP) blocks is one of the most important issues. Since most IP's are provided by different vendors, they have different interface schemes and different operating frequencies. In this paper, we propose a new interface synthesis method that enables one not only to handle the interface between IP's with different operating frequencies but also to minimize the hardware resource required for the interface. We have demonstrated the proposed algorithm by applying it to a real design example, MP3 decoder, and verified the IIS-to-PCI protocol converter on a real hardware system.