2.5 GHz CMOS dual-modulus prescaler for RF frequency synthesizer

被引：0

作者：

Yang, WR ^{[1
]}

Cao, JL ^{[1
]}

Ran, F ^{[1
]}

Wang, J ^{[1
]}

机构：

[1] Shanghai Univ, Microelect Res Dev Ctr, Shanghai 200072, Peoples R China

来源：

2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A high-speed dual-modulus divide-by-32/33 prescaler has been developed in a 0.25 in CMOS technology. The source-coupled logic (SCL) structure is used to reduce the switching noise and to ameliorate the power-speed tradeoff. The proposed prescaler can operate at high frequency with a low-power consumption. Based on the 2.5V 0.25 in CMOS model, simulation results indicate that the maximum input frequency of the prescaler is up to 3.2 GHz. Running at a power supply of 2.5V, the circuit consumes only 4.6 mA at input frequency of 2.5 GHz.

引用

页码：1547 / 1550

页数：4

共 50 条

[31] Fractional Dual-Modulus Prescaler with Regenerative Divider [J].

Kuo, Yue-Fang ;

Weng, Ro-Min .

ISCE: 2009 IEEE 13TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2009, :92-94

[32] The Effect of Supply Voltage Reduction to 5.8-GHz Differential Dual-Modulus Prescaler [J].

Mitsunaka, Takeshi ;

Yamanoue, Masafumi ;

Iizuka, Kunihiko ;

Fujishima, Minoru .

2013 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI (IMFEDK2013), 2013,

[33] A 3.8-mW 2.5-GHz dual-modulus prescaler in a 0.8 μm silicon bipolar production technology [J].

Knapp, H ;

Wilhelm, W ;

Rest, M ;

Trost, HP .

1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, :20-23

[34] A 480μW 2GHz ultra low power dual-modulus prescaler in 0.25μm standard CMOS [J].

Tiebout, M .

ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, :741-744

[35] A 44GHz dual-modulus divide-by-4/5 prescaler in 90nm CMOS technology [J].

Lee, Chihun ;

Cho, Lan-Chou ;

Liu, Shen-Iuan .

PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, :397-400

[36] CMOS high-speed dual-modulus prescaler with new flip-flop [J].

Zhang, Chun-Hui ;

Li, Yong-Ming ;

Chen, Hong-Yi .

Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (06) :788-791

[37] High-speed architecture for a programmable frequency divider and a dual-modulus prescaler [J].

Larsson, PO .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) :744-748

[38] CMOS HIGH-SPEED DUAL-MODULUS FREQUENCY-DIVIDER FOR RF FREQUENCY-SYNTHESIS [J].

FOROUDI, N ;

KWASNIEWSKI, TA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (02) :93-100

[39] A new prescaler for fully integrated 5-Ghz CMOS frequency synthesizer [J].

Chen, CS ;

Chang, RC .

2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, :245-248

[40] A low power CMOS dual modulus prescaler for frequency synthesizers [J].

Piazza, F ;

Huang, QT .

IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (02) :314-319

← 1 2 3 4 5 →