Analytical Modeling of Potential Distribution and Threshold Voltage of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile

被引:7
|
作者
Singh, Kunal [1 ]
Kumar, Mirgender [1 ]
Goel, Ekta [1 ]
Singh, Balraj [1 ]
Dubey, Sarvesh [2 ]
Kumar, Sanjay [1 ]
Jit, Satyabrata [1 ]
机构
[1] Indian Inst Technol BHU, Dept Elect Engn, Varanasi 221005, Uttar Pradesh, India
[2] Shri Ramswaroop Mem Univ, Fac Elect & Commun Engn, Lucknow Deva Rd, Barabanki 225003, India
关键词
DG MOSFETs; ultra-shallow junction (USJ); straggle parameter; drain-induced barrier lowering (DIBL); short-channel effects (SCEs); gate underlap; loss of switching speed; SIMULATION; FINFET;
D O I
10.1007/s11664-015-4254-y
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a new two-dimensional (2D) analytical model for the potential distribution and threshold voltage of the short-channel symmetric gate underlap ultrathin DG MOSFETs with a lateral Gaussian doping profile in the source (S)/drain (D) region. The parabolic approximation and conformal mapping techniques have been explored for solving the 2D Poisson's equation to obtain the channel potential function of the device. The effects of straggle parameter (of the lateral Gaussian doping profile in the S/D region), underlap length, gate length, channel thickness and oxide thickness on the surface potential and threshold voltage have been investigated. The loss of switching speed due to the drain-induced barrier lowering (DIBL) has also been reported. The proposed model results have been validated by comparing them with their corresponding TCAD simulation data obtained by using the commercially available 2D ATLAS (TM) simulation software.
引用
收藏
页码:2184 / 2192
页数:9
相关论文
共 22 条
  • [1] Analytical Modeling of Potential Distribution and Threshold Voltage of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile
    Kunal Singh
    Mirgender Kumar
    Ekta Goel
    Balraj Singh
    Sarvesh Dubey
    Sanjay Kumar
    Satyabrata Jit
    Journal of Electronic Materials, 2016, 45 : 2184 - 2192
  • [2] Subthreshold Current and Swing Modeling of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile
    Singh, Kunal
    Kumar, Sanjay
    Goel, Ekta
    Singh, Balraj
    Kumar, Mirgender
    Dubey, Sarvesh
    Jit, Satyabrata
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (01) : 579 - 584
  • [3] Subthreshold Current and Swing Modeling of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile
    Kunal Singh
    Sanjay Kumar
    Ekta Goel
    Balraj Singh
    Mirgender Kumar
    Sarvesh Dubey
    Satyabrata Jit
    Journal of Electronic Materials, 2017, 46 : 579 - 584
  • [4] Quantum mechanical analytical modeling of nanoscale DG FinFET: evaluation of potential, threshold voltage and source/drain resistance
    Raj, Balwinder
    Saxena, A. K.
    Dasgupta, S.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2013, 16 (04) : 1131 - 1137
  • [5] Analytical Modeling of Channel Potential and Threshold Voltage of Double-Gate Junctionless FETs With a Vertical Gaussian-Like Doping Profile
    Singh, Balraj
    Gola, Deepti
    Singh, Kunal
    Goel, Ekta
    Kumar, Sanjay
    Jit, Satyabrata
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (06) : 2299 - 2305
  • [6] Threshold-voltage Modeling of double-gate MOSFETs by considering drain bias
    Choi, Byung-Kil
    Han, Kyoung-Rok
    Kim, Young Min
    Park, Ki-Heung
    Lee, Jong-Ho
    Roh, Tae Moon
    Kim, Jongdae
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2007, 51 : S275 - S279
  • [7] Design considerations of underlapped source/drain regions with the Gaussian doping profile in nano-double-gate MOSFETs: A quantum simulation
    Charmi, Morteza
    Orouji, Ali A.
    Mashayekhi, Hamid R.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2013, 16 (02) : 311 - 317
  • [8] Effects of Elevated Source/Drain and Side Spacer Dielectric on the Drivability Optimization of Non-abrupt Ultra Shallow Junction Gate Underlap DG MOSFETs
    Kunal Singh
    Sanjay Kumar
    Ekta Goel
    Balraj Singh
    Sarvesh Dubey
    Satyabrata Jit
    Journal of Electronic Materials, 2017, 46 : 520 - 526
  • [9] Effects of Elevated Source/Drain and Side Spacer Dielectric on the Drivability Optimization of Non-abrupt Ultra Shallow Junction Gate Underlap DG MOSFETs
    Singh, Kunal
    Kumar, Sanjay
    Goel, Ekta
    Singh, Balraj
    Dubey, Sarvesh
    Jit, Satyabrata
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (01) : 520 - 526
  • [10] Analytical model of surface potential and threshold voltage in gate-drain overlap FinFET
    Das, Rajashree
    Baishya, Srimanta
    MICROELECTRONICS JOURNAL, 2018, 75 : 153 - 159