Generating complete and optimal march tests for linked faults in memories

被引:8
作者
Al-Harbi, SM [1 ]
Gupta, SK [1 ]
机构
[1] Kuwait Univ, Dept Comp Engn, Khaledeyyah, Kuwait, Kuwait
来源
21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 2003年
关键词
D O I
10.1109/VTEST.2003.1197659
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We show that no published march test detects all march-test detectable instances of linked faults in memories. We present necessary and sufficient conditions for detection of single cell linked faults. We identify the set of faults that are undetectable by march tests. We also present sets of faults that dominate all march-test detectable instances of linked multiple cell faults along with the necessary and sufficient conditions for their detection. Using a test generator that takes these conditions as input, we generate the first march tests that detect all march-test detectable linked faults. By considering the subsets of linked faults targeted by the well-known March A and March B tests, we also prove that these well-known tests are optimal for the corresponding sets of target faults.
引用
收藏
页码:254 / 261
页数:8
相关论文
共 7 条
[1]   An efficient methodology for generating optimal and uniform march tests [J].
Al-Harbi, SM ;
Gupta, SK .
19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, :231-237
[2]  
ALHARIB S, 2002, 0202 CENG U SO CAL
[3]  
SUK DS, 1981, IEEE T COMPUT, V30, P982, DOI 10.1109/TC.1981.1675739
[4]   March tests for word-oriented memories [J].
van de Goer, AJ ;
Tlili, IBS .
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, :501-508
[5]   March LR: A test for realistic linked faults [J].
vandeGoor, AJ ;
Gaydadjiev, GN ;
Yarmolik, VN ;
Mikitjuk, VG .
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, :272-280
[6]  
VANDEGOOR AJ, 1996, MARCH LA TEST LINKED, P627
[7]  
VANDEGOOR AJ, 1991, TESTING SEMICONDUCTO