Timing macro-modeling of IP blocks with crosstalk

被引:3
作者
Chen, RM [1 ]
Zhou, H [1 ]
机构
[1] Northwestern Univ, Evanston, IL 60208 USA
来源
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS | 2004年
关键词
D O I
10.1109/ICCAD.2004.1382563
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the increase of design complexities and the decrease of minimal feature sizes, IP reuse is becoming a common practice while crosstalk is becoming a critical issue that must be considered. This paper presents two macro-models for specifying the timing behaviors of combinational hard IP blocks with crosstalk effects. The gray-box model keeps a coupling graph and lists the conditions on relative input arrival time combinations for couplings not to take effect. The black-box model stores the output response windows for a basic set of relative input arrival time combinations, and computes the output arrival time for any given input arrival time combination through the union of some combinations in the basic set. Both macro-models axe conservative, and can greatly reduce the pessimism existing in the conventional "pin-to-pin" model. This is the first work to deal with timing macromodeling of combinational hard IP blocks with the consideration of crosstalk effects.
引用
收藏
页码:155 / 159
页数:5
相关论文
共 20 条
[1]   Efficient generation of delay change curves for noise-aware static timing analysis [J].
Agarwal, K ;
Cao, Y ;
Sato, T ;
Sylvester, D ;
Hu, CM .
ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, :77-84
[2]   TACO: Timing analysis with COupling [J].
Arunachalam, R ;
Rajagopal, K ;
Pileggi, LT .
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, :266-269
[3]  
CHEN P, 2000, ICCAD SAN JOS CA NOV
[4]  
CHEN P, 2002, ISPD, P84
[5]  
Daga AJ, 2002, DES AUT CON, P146, DOI 10.1109/DAC.2002.1012610
[6]  
Foltin M, 2002, DES AUT CON, P158, DOI 10.1109/DAC.2002.1012612
[7]   Determination of worst-case aggressor alignment for delay calculation [J].
Gross, PD ;
Arunachalam, R ;
Rajagopal, K ;
Pileggi, LT .
1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, :212-219
[8]   Critical path analysis using a dynamically bounded delay model [J].
Hassoun, S .
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, :260-265
[9]  
Moon CW, 2002, DES AUT CON, P152, DOI 10.1109/DAC.2002.1012611
[10]  
SAPATNEKAR SS, 2000, IEEE TCAD