An I/Q-channel time-interleaved bandpass sigma-delta modulator for a low-IF receiver

被引:11
作者
Kwon, Minho [1 ]
Han, Gunhee [1 ]
机构
[1] Yonsei Univ, Dept Elect & Elect Engn, Seoul 120749, South Korea
关键词
bandpass sigma-delta modulator (BPSDM); I/Q channel; low-intermediate-frequency (IF) receiver; time interleaved;
D O I
10.1109/TCSII.2006.888726
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief proposes a multiplexing scheme to realize an I/Q-channel time-interleaved (TI) bandpass sigma-delta modulator that shares operational transconductance amplifiers to minimize power consumption and silicon area for a low-intermediate-frequency (IF) wireless receiver. The test chip was fabricated for a 10.7-MHz IF system with a 0.35-mu m CMOS process. The measured peak signal-to-noise distortion ratio for a 200-kHz bandwidth is approximately 73 dB. The power consumption of the fabricated chip is 61 mW with a 3.3-V supply, and the silicon area is 1.78 mm(2). The measured channel crosstalk is about -48 dB.
引用
收藏
页码:252 / 256
页数:5
相关论文
共 15 条
[1]   Direct-conversion radio transceivers for digital communications [J].
Abidi, AA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) :1399-1410
[2]   Low-IF topologies for high-performance analog front ends of fully integrated receivers [J].
Crols, J ;
Steyaert, MSJ .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (03) :269-282
[3]   A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology [J].
Crols, J ;
Steyaert, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) :1483-1492
[4]   A 3.3-V CMOS 10.7-MHz sixth-order bandpass ΣΔ modulator with 74-dB dynamic range [J].
Cusinato, P ;
Tonietto, D ;
Stefani, F ;
Baschirotto, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (04) :629-638
[5]   A 1-MHz-bandwidth second-order continuous-time quadrature bandpass sigma-delta modulator for low-IF radio receivers [J].
Henkel, F ;
Langmann, U ;
Hanke, A ;
Heinen, S ;
Wagner, E .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) :1628-1635
[6]  
Johns D.A., 2008, Analog integrated circuit design
[7]   A 1-V 10.7-MHz fourth-order bandpass ΔΣ modulators using two switched opamps [J].
Kuo, CH ;
Liu, SI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (11) :2041-2045
[8]   A time-interleaved recursive loop band-pass delta-sigma modulator for a digital IFCDMA receiver [J].
Kwon, M ;
Lee, J ;
Han, G .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (07) :389-393
[9]  
Lessing Lawrence., 1969, MAN HIGH FIDELITY EH
[10]   Behavioral modeling of switched-capacitor Sigma-Delta modulators [J].
Malcovati, P ;
Brigati, S ;
Francesconi, F ;
Maloberti, F ;
Cusinato, P ;
Baschirotto, A .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2003, 50 (03) :352-364