Modified Second-Order Generalized Integrators With Modified Frequency Locked Loop for Fast Harmonics Estimation of Distorted Single-Phase Signals

被引:93
作者
Hackl, Christoph M. [1 ,2 ]
Landerer, Markus [1 ,3 ]
机构
[1] MUAS, LMRES, D-80335 Munich, Germany
[2] MUAS, Dept Elect Engn & Informat Technol, D-80335 Munich, Germany
[3] Tech Univ Munich, Munich Sch Engn, Res Grp Control Renewable Energy Syst CRES, D-85748 Garching, Germany
关键词
Estimation; Harmonic analysis; Frequency locked loops; Frequency estimation; Tuning; Standards; Power system harmonics; Amplitude estimation; frequency estimation; frequency-locked loop (FLL); phase estimation; second-order generalized integrator (SOGI); TIME;
D O I
10.1109/TPEL.2019.2932790
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article proposes modified second-order generalized integrators (mSOGIs) for a fast estimation of all harmonic components of arbitrarily distorted single-phase signals, such as voltages or currents in power systems. The estimation is based on the internal model principle leading to an overall observer consisting of parallelized mSOGIs. The observer is tuned by pole placement. For a constant fundamental frequency, the observer is capable of estimating all harmonic components with prescribed settling time by choosing the observer poles appropriately. For time-varying fundamental frequencies, the harmonic estimation is combined with a modified frequency locked loop (mFLL) with gain normalization, sign-correct antiwindup, and rate limitation. The estimation performances of the proposed parallelized mSOGIs with and without mFLL are illustrated and validated by measurement results. The results are compared to standard approaches such as parallelized standard SOGIs (sSOGIs) and adaptive notch filters (ANFs).
引用
收藏
页码:3298 / 3309
页数:12
相关论文
共 33 条
[11]   A Critical Examination of Frequency-Fixed Second-Order Generalized Integrator-Based Phase-Locked Loops [J].
Golestan, Saeed ;
Mousazadeh, Seyyed Yousef ;
Guerrero, Josep M. ;
Vasquez, Juan C. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (09) :6666-6672
[12]   A Robust and Fast Synchronization Technique for Adverse Grid Conditions [J].
Golestan, Saeed ;
Guerrero, Josep M. ;
Vasquez, Juan Carlos .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2017, 64 (04) :3188-3194
[13]   Three-Phase PLLs: A Review of Recent Advances [J].
Golestan, Saeed ;
Guerrero, Josep M. ;
Vasquez, Juan C. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (03) :1894-1907
[14]  
Hackl CM, 2017, LECT NOTES CONTR INF, V466, P1, DOI 10.1007/978-3-319-55036-7
[15]   Reinvestigation of Single-Phase FLLs [J].
He, Xiuqiang ;
Geng, Hua ;
Yang, Geng .
IEEE ACCESS, 2019, 7 :13178-13188
[16]   A Generalized Design Framework of Notch Filter Based Frequency-Locked Loop for Three-Phase Grid Voltage [J].
He, Xiuqiang ;
Geng, Hua ;
Yang, Geng .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2018, 65 (09) :7072-7084
[17]  
Karkevandi AE, 2018, 2018 6TH INTERNATIONAL ISTANBUL SMART GRIDS AND CITIES CONGRESS AND FAIR (ICSG ISTANBUL 2018), P188, DOI 10.1109/SGCF.2018.8408970
[18]  
Kulkarni A, 2013, IEEE IND ELEC, P274, DOI 10.1109/IECON.2013.6699148
[19]  
Luo ZJ, 2011, IEEE ENER CONV, P917, DOI 10.1109/ECCE.2011.6063869
[20]   A Family of Gradient Descent Grid Frequency Estimators for the SOGI Filter [J].
Matas, Jose ;
Martin, Helena ;
de la Hoz, Jordi ;
Abusorrah, Abdullah ;
Al-Turki, Yusuf A. ;
Al-Hindawi, Mohammed .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (07) :5796-5810