Resonant Tunneling Through Interface Traps in Nanowire Tunneling FET

被引:0
作者
Nakamura, Hajime [1 ]
机构
[1] IBM Res Tokyo, Kawasaki, Kanagawa 2120032, Japan
来源
2013 13TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO) | 2013年
关键词
SEMICONDUCTORS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The tunneling field-effect-transistor (TFET) is very promising for low power CMOS devices due to a steep subthreshold slope typically lower than 60mV/dec. One of the major issues with this structure is the surface states at the gate dielectric interface. In this study a nanowire TFET with InAs-GaSb heterojunction is numerically simulated to examine the ballistic carrier transport affected by those interface sites. By introducing dangling bonds into the GaSb surface atoms, several bound states emerge inside the bandgap. The off-state transmission exhibits sharp peaks at the energy levels of those bound states, which suggests a resonant interband tunneling process from the drain into the channel through the interface traps. This results in an off-state leakage current with no phonon scattering processes. The impact on the gate efficiency and delay time is also discussed based on the interface trap capacitor.
引用
收藏
页码:837 / 840
页数:4
相关论文
共 12 条
[1]   THEORY OF DEEP TRAPS AT SEMICONDUCTOR INTERFACES [J].
ALLEN, RE ;
BUISSON, JP ;
DOW, JD .
APPLIED PHYSICS LETTERS, 1981, 39 (12) :975-976
[2]  
Avci U. E., 2011, 2011 IEEE 11th International Conference on Nanotechnology (IEEE-NANO), P869, DOI 10.1109/NANO.2011.6144631
[3]   CMOS-Compatible Vertical-Silicon-Nanowire Gate-All-Around p-Type Tunneling FETs With ≤ 50-mV/decade Subthreshold Swing [J].
Gandhi, Ramanathan ;
Chen, Zhixian ;
Singh, Navab ;
Banerjee, Kaustav ;
Lee, Sungjoo .
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) :1504-1506
[4]   A NEW RECOMBINATION MODEL FOR DEVICE SIMULATION INCLUDING TUNNELING [J].
HURKX, GAM ;
KLAASSEN, DBM ;
KNUVERS, MPG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (02) :331-338
[5]   Tunnel field-effect transistors as energy-efficient electronic switches [J].
Ionescu, Adrian M. ;
Riel, Heike .
NATURE, 2011, 479 (7373) :329-337
[6]   Empirical spds* tight-binding calculation for cubic semiconductors: General method and material parameters [J].
Jancu, JM ;
Scholz, R ;
Beltram, F ;
Bassani, F .
PHYSICAL REVIEW B, 1998, 57 (11) :6493-6507
[7]   Boundary conditions for the electronic structure of finite-extent embedded semiconductor nanostructures [J].
Lee, S ;
Oyafuso, F ;
von Allmen, P ;
Klimeck, G .
PHYSICAL REVIEW B, 2004, 69 (04)
[8]   Atomistic simulation of nanowires in the sp3d5s* tight-binding formalism:: From boundary conditions to strain calculations [J].
Luisier, Mathieu ;
Schenk, Andreas ;
Fichtner, Wolfgang ;
Klimeck, Gerhard .
PHYSICAL REVIEW B, 2006, 74 (20)
[9]  
NAKAMURA H, UNPUB
[10]   A III-V nanowire channel on silicon for high-performance vertical transistors [J].
Tomioka, Katsuhiro ;
Yoshimura, Masatoshi ;
Fukui, Takashi .
NATURE, 2012, 488 (7410) :189-+