A temperature-aware simulation environment for reliable ULSI chip design

被引:14
作者
Cheng, YK
Kang, SM
机构
[1] Motorola Inc, Somerset Design Ctr, Austin, TX 78730 USA
[2] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
关键词
circuits; reliability; simulation; temperature; timing;
D O I
10.1109/43.875333
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a temperature-aware simulation environment, iTAS, which has been developed fur the design of thermally reliable ultra-large scale integrated (ULSI) chips, This environment provides advisory information from the early chip design phase to the post-layout analysis phase. Several important applications, including temperature-sensitive timing analysis, efficient on-chip hot-spot identification, and thermally reliable package design are addressed. iTAS can be used not only for reliability checking, but also for better thermal engineering to enhance the overall chip performance.
引用
收藏
页码:1211 / 1220
页数:10
相关论文
共 14 条
[1]  
AMES WF, 1965, NONLINEAR PARTIAL DI
[2]  
Balanis C. A., 1989, ADV ENG ELECTROMAGNE
[3]  
Brown J. W., 1993, FOURIER SERIES BOUND
[4]  
*CHEM RUBB CO, 1991, CRC STAND MATH TABL
[5]   ILLIADS-T: An electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips [J].
Cheng, YK ;
Raha, P ;
Teng, CC ;
Rosenbaum, E ;
Kang, SM .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (08) :668-681
[6]  
CHENG YK, 1999, P IEEE INT S CIRC SY, P214
[7]   CIRCUIT-LEVEL ELECTROTHERMAL SIMULATION OF ELECTRICAL OVERSTRESS FAILURES IN ADVANCED MOS I/O PROTECTION DEVICES [J].
DIAZ, CH ;
KANG, SM ;
DUVVURY, C .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (04) :482-493
[8]  
*INT CORP, 1996, EL AN PACK HIGH PERF
[9]  
KUKAHORI K, 1976, IEEE J SOLID STATE C, V11, P834
[10]   ELECTROTHERMAL SIMULATION OF INTEGRATED-CIRCUITS [J].
LEE, SS ;
ALLSTOT, DJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) :1283-1293