Low-voltage power-efficient adder design

被引：0

作者：

Margala, M ^{[1
]}

Alonzo, R ^{[1
]}

Chen, GQ ^{[1
]}

Jasionowski, BJ ^{[1
]}

Kraft, K ^{[1
]}

Lay, M ^{[1
]}

Lindner, J ^{[1
]}

Popovic, M ^{[1
]}

Suss, J ^{[1
]}

机构：

[1] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA

来源：

2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents results of a comprehensive comparative study of recently presented full-adder cells, examines their suitability in low-voltage low-power and high-performance applications and it proposes a design methodology for a low-voltage power-efficient full adder. The study and the methodology are based on a power supply range of 1.0V-1.8V in 0.18mum CMOS technology.

引用

页码：461 / 464

页数：4

共 50 条

[41] Design of Low-Voltage and Low-Power Cryogenic CMOS Voltage Reference Circuits [J].

Wen, Minda ;

McCarthy, Kevin G. ;

O'Connell, Ivan ;

Salgado, Gerardo Molina .

2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, :1016-1020

[42] Power-efficient voltage up level shifter with low power-delay product [J].

Baba Fayaz, D. ;

Sreehari Rao, Patri .

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (07) :2158-2169

[43] Design of Low-Voltage Power Efficient Frequency Dividers in Folded MOS Current Mode Logic [J].

Centurelli, Francesco ;

Scotti, Giuseppe ;

Trifiletti, Alessandro ;

Palumbo, Gaetano .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (02) :680-691

[44] Design of CMOS OTAs for Low-Voltage and Low-Power Application [J].

Tanaka, Hisashi ;

Tanno, Koichi ;

Tamura, Hiroki ;

Murao, Kenji .

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (11) :3385-3388

[45] DESIGN CONSIDERATIONS ON LOW-VOLTAGE LOW-POWER DATA CONVERTERS [J].

MALOBERTI, F ;

FRANCESCONI, F ;

MALCOVATI, P ;

NYS, OJAP .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1995, 42 (11) :853-863

[46] Low-voltage low-power current conveyors: Design and applications [J].

Ferri, Giuseppe ;

Guerrini, Nicola .

Alta Frequenza Rivista Di Elettronica, 2000, 12 (04) :59-63

[47] Design of Energy Efficient LDPC Decoders with Low-Voltage Strategy [J].

Su, Jianing ;

Han, Jun .

PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,

[48] A Low-Voltage AC, Low-Voltage DC, and High-Voltage DC Power Distribution System with Grid: Design and Analysis [J].

Zdiri, Mohamed Ali ;

Dhouib, Bilel ;

Alaas, Zuhair ;

Abdallah, Hsan Hadj .

APPLIED SCIENCES-BASEL, 2023, 13 (02)

[49] A low-voltage latch-adder based tree multiplier [J].

Kuo, Tzu-Yuan ;

Wang, Jinn-Shyan .

PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, :804-807

[50] LOW-VOLTAGE POWER SUPPLY [J].

SANDHMAN, A .

WIRELESS WORLD, 1967, 73 (08) :404-&

← 1 2 3 4 5 →