Low-voltage power-efficient adder design

被引：0

作者：

Margala, M ^{[1
]}

Alonzo, R ^{[1
]}

Chen, GQ ^{[1
]}

Jasionowski, BJ ^{[1
]}

Kraft, K ^{[1
]}

Lay, M ^{[1
]}

Lindner, J ^{[1
]}

Popovic, M ^{[1
]}

Suss, J ^{[1
]}

机构：

[1] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA

来源：

2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents results of a comprehensive comparative study of recently presented full-adder cells, examines their suitability in low-voltage low-power and high-performance applications and it proposes a design methodology for a low-voltage power-efficient full adder. The study and the methodology are based on a power supply range of 1.0V-1.8V in 0.18mum CMOS technology.

引用

页码：461 / 464

页数：4

共 50 条

[21] Low-power and low-voltage CMOS digital design [J].

CSEM Cent Suisse d'Electronique et, de Microtechnique SA, Neuchatel, Switzerland .

Microelectron Eng, 1-4 (179-208)

[22] Low-power and low-voltage CMOS digital design [J].

Piguet, C .

MICROELECTRONIC ENGINEERING, 1997, 39 (1-4) :179-208

[23] Design of CMOS filter with low-voltage and low-power [J].

Li, ST ;

Wu, J ;

He, YG .

ICEMI '97 - CONFERENCE PROCEEDINGS: THIRD INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, 1997, :447-450

[24] AN ULTRA LOW-VOLTAGE/POWER-EFFICIENT ALL-DIGITAL DELAY LOCKED LOOP IN 55 nm CMOS TECHNOLOGY [J].

Cheng, Chun-Yuan ;

Wang, Jinn-Shyan ;

Yeh, Cheng-Tai .

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2012, 21 (08)

[25] Considerations in the design of a low-voltage power MOSFET technology [J].

Rutter, Phil .

IET POWER ELECTRONICS, 2019, 12 (15) :3861-3869

[26] A Power-Efficient Biomimetic Intra-Branch Dendritic Adder [J].

Mamdouh, Pezhman ;

Parker, Alice C. .

2017 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2017, :3946-3952

[27] A Power-Efficient 4-2 Adder Compressor Topology [J].

Dornelles, Raphael ;

Paim, Guilherme ;

Silveira, Bianca ;

Fonseca, Mateus ;

Costa, Eduardo ;

Bampi, Sergio .

2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2017, :281-284

[28] Noise-tolerant design and analysis for a low-voltage dynamic full adder cell [J].

Fayed, AA ;

Bayoumi, MA .

2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, :579-582

[29] Power-efficient asynchronous design [J].

Liu, Yijun ;

Li, Zhenkun ;

Chen, Pinghua ;

Liu, Guangeong .

20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, :451-+

[30] Design and implementation of a low-voltage medium power voltage sag compensator [J].

Silva, SM ;

Cardoso, BJ ;

Ribeiro, TN ;

Eleutério, FA .

2004 11TH INTERNATIONAL CONFERENCE ON HARMONICS AND QUALITY OF POWER, 2004, :164-169

← 1 2 3 4 5 →