Low-voltage power-efficient adder design

被引：0

作者：

Margala, M ^{[1
]}

Alonzo, R ^{[1
]}

Chen, GQ ^{[1
]}

Jasionowski, BJ ^{[1
]}

Kraft, K ^{[1
]}

Lay, M ^{[1
]}

Lindner, J ^{[1
]}

Popovic, M ^{[1
]}

Suss, J ^{[1
]}

机构：

[1] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA

来源：

2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents results of a comprehensive comparative study of recently presented full-adder cells, examines their suitability in low-voltage low-power and high-performance applications and it proposes a design methodology for a low-voltage power-efficient full adder. The study and the methodology are based on a power supply range of 1.0V-1.8V in 0.18mum CMOS technology.

引用

页码：461 / 464

页数：4

共 50 条

[1] Low-voltage power-efficient BiDPL adder for VLSI applications
Margala, M
Durdle, NG
MICROELECTRONICS JOURNAL, 1999, 30 (02) : 193 - 197
[2] Low-voltage power-efficient BiDPL logic design and applications
Margala, M
Durdle, NG
Rodnunsky, NL
UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, 1998, : 265 - 268
[3] Low-voltage power-efficient operational amplifier design techniques - An overview
de Langen, KJ
Huijsing, JH
PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 677 - 684
[4] Low-voltage adders for power-efficient arithmetic circuits
Margala, M
MICROELECTRONICS JOURNAL, 1999, 30 (12) : 1241 - 1247
[5] Low-Voltage Power-Efficient Amplifiers for Emerging Applications
Lopez-Martin, A.
Carvajal, R. G.
Lopez-Morillo, E.
Acosta, L.
Sanchez-Rodriguez, T.
Rubia-Marcos, C.
Ramirez-Angulo, J.
ANALOG CIRCUIT DESIGN: HIGH-SPEED CLOCK AND DATA RECOVERY, HIGH-PERFORMANCE AMPLIFIERS, POWER MANAGEMENT, 2009, : 147 - +
[6] Power-efficient low-voltage bootstrapped CMOS latched driver
Kong, BS
Jun, YH
ELECTRONICS LETTERS, 1999, 35 (24) : 2113 - 2115
[7] Compact low-voltage power-efficient operational amplifier cells for VLSI
de Langen, KJ
Huijsing, JH
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) : 1482 - 1496
[8] Low-voltage power-efficient adaptive biasing for CMOS amplifiers and buffers
Baswa, S
López-Martín, AJ
Carvajal, RG
Ramírez-Angulo, J
ELECTRONICS LETTERS, 2004, 40 (04) : 217 - 219
[9] Low-voltage low-power CMOS full adder
Radhakrishnan, D
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2001, 148 (01): : 19 - 24
[10] Exploring Efficient Adder Compressors for Power-Efficient Sum of Squared Differences Design
da Rosa, Morgana M. A.
Paim, Guilherme
Rocha, Leandro M. G.
da Costa, Eduardo A. C.
Bampi, Sergio
2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2020,

← 1 2 3 4 5 →