Observation of source-to-drain direct tunneling current in 8 nm gate electrically variable shallow junction metal-oxide-semiconductor field-effect transistors

被引:81
作者
Kawaura, H [1 ]
Sakamoto, T [1 ]
Baba, T [1 ]
机构
[1] NEC Corp Ltd, Fundamental Res Labs, Tsukuba, Ibaraki 3058501, Japan
关键词
D O I
10.1063/1.126789
中图分类号
O59 [应用物理学];
学科分类号
摘要
We investigated quantum mechanical effects in electrically variable shallow junction metal-oxide-semiconductor field-effect transistors with an 8 nm long gate. We clearly observed the direct tunneling current from the source to the drain below 77 K, in good agreement with the calculation. We also showed that the direct tunneling current will exceed the thermal current and will become detrimental to low-voltage operation of MOSLSIs in the 5 nm gate generation. (C) 2000 American Institute of Physics. [S0003-6951(00)02225-7].
引用
收藏
页码:3810 / 3812
页数:3
相关论文
共 6 条
[1]   CALCULATION OF TRANSMISSION TUNNELING CURRENT ACROSS ARBITRARY POTENTIAL BARRIERS [J].
ANDO, Y ;
ITOH, T .
JOURNAL OF APPLIED PHYSICS, 1987, 61 (04) :1497-1502
[2]  
Fujita J, 1996, APPL PHYS LETT, V68, P1297, DOI 10.1063/1.115958
[3]  
Gildenblat G., 1985, International Electron Devices Meeting. Technical Digest (Cat. No. 85CH2252-5), P268
[4]   Proposal of pseudo source and drain MOSFETs for evaluating 10-nm gate MOSFETs [J].
Kawaura, H ;
Sakamoto, T ;
Baba, T ;
Ochiai, Y ;
Fujita, J ;
Matsui, S ;
Sone, J .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B) :1569-1573
[5]   ION-IMPLANTED COMPLEMENTARY MOS-TRANSISTORS IN LOW-VOLTAGE CIRCUITS [J].
SWANSON, RM ;
MEINDL, JD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (02) :146-+
[6]   SUBTHRESHOLD DESIGN CONSIDERATIONS FOR INSULATED GATE FIELD-EFFECT TRANSISTORS [J].
TROUTMAN, RR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (02) :55-60