A Vision-Based Path Planning on a Distance Map and its Cellular Array VLSI Architecture

被引:0
作者
Sudha, N. [1 ]
Mohan, A. R. [1 ]
机构
[1] Nanyang Technol Univ, Ctr High Performance Embedded Syst, Singapore, Singapore
来源
ISIE: 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS | 2009年
关键词
MOBILE ROBOT NAVIGATION; HARDWARE ACCELERATOR; DESIGN; IMPLEMENTATION;
D O I
10.1109/ISIE.2009.5214085
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper gives a hardware-efficient algorithm and a VLSI architecture for finding a path for a robot on an environment image. The algorithm constructs a distance map to identify the collision-free region for a given robot and then finds a path on the region. The path obtained from a start to a goal is the shortest path in terms of the number of steps. The time-critical part of the algorithm is mapped on to a two-dimensional cellular architecture that consists of a locally interconnected array of identical processing elements. Due to this local interconnection and regular structure, the architecture can he operated at a high speed and is easily scalable. The design has been implemented on the XCV8000 device of Xilinx. The maximum frequency of operation obtained is 246 MHz. This leads to computing a collision-free path on images of size 100 x 100 in less than 41 mu s. The hardware is capable of processing images at a video rate for real-time path planning in a dynamic environment.
引用
收藏
页码:432 / 437
页数:6
相关论文
共 14 条
[1]   Vision for mobile robot navigation: A survey [J].
DeSouza, GN ;
Kak, AC .
IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 2002, 24 (02) :237-267
[2]   Computer vision and highway automation [J].
Dickmanns, ED .
VEHICLE SYSTEM DYNAMICS, 1999, 31 (5-6) :325-343
[3]  
Graefe V., 1993, P IEEE S INT VEH, P135
[4]  
KIM D, 1994, P INT C COMP VIS PAT, P475
[5]   FAST VISION-GUIDED MOBILE ROBOT NAVIGATION USING MODEL-BASED REASONING AND PREDICTION OF UNCERTAINTIES [J].
KOSAKA, A ;
KAK, AC .
CVGIP-IMAGE UNDERSTANDING, 1992, 56 (03) :271-329
[6]  
MENG M, 1993, IEEE CONTROL SYSTEMS, P30
[7]  
Palnitkar Samir., 2003, Verilog Hdl: A Guide to Digital Design and Synthesis, VSecond
[8]  
POMERLEAU D, 1996, IEEE EXPERT INTELLIG, V11
[9]   A hardware-efficient scheme and FPGA realization for computation of single pair shortest path for a mobile automaton [J].
Priya, T. K. ;
Kumar, P. Rajesh ;
Sridharan, K. .
MICROPROCESSORS AND MICROSYSTEMS, 2006, 30 (07) :413-424
[10]   The design of a hardware accelerator for real-time complete visibility graph construction and efficient FPGA implementation [J].
Sridharan, K ;
Priya, TK .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (04) :1185-1187