FPGA-Based Real-Time Models of IGBT Power Converters

被引：0

作者：

Tornello, L. D. ^{[1
]}

Scelba, G. ^{[1
]}

Cacciato, M. ^{[1
]}

Scarcella, G. ^{[1
]}

Palmieri, A. ^{[2
]}

Vanelli, E. ^{[2
]}

Pernaci, C. ^{[2
]}

Di Dio, R. ^{[2
]}

机构：

[1] Univ Catania, Dept Elect Elect & Comp Sci, Catania, Italy

[2] Magneti Marelli, Power Train Div, Bologna, Italy

来源：

2018 INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS, ELECTRICAL DRIVES, AUTOMATION AND MOTION (SPEEDAM) | 2018年

关键词：

Hardware in the loop; power converters; modeling; field programmable gate arrays; insulated gate bipolar transistor; inverter; real time simulation; testing; SIMULATION;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper are presented FPGA-based models of IGBT power converters for hardware in the loop systems. The analytical model of each single power device is straightforwardly obtained from technical specifications. The proposed approach can be considered a viable solution featuring minimal modeling complexity and thus reduced computational efforts, still maintaining high accuracy. The main target is to provide an easy model plant for testing electric drive configurations and control strategies, fault tolerant drives, and so on. The Field-Programmable Gate Arrays (FPGA)-based real-time models have been used to simulate a step down dc-dc converter and a 10kW three-phase inverter for automotive applications. The results carried out using the hardware in the loop system are in good agreement with that obtained from off-line numerical simulations and experimental tests.

引用

页码：519 / 526

页数：8

共 14 条

[1]

Aiello G., ELECT ENG, V99, P1337

[2]

Consoli A., 2004 IEEE 35 ANN POW, V4, P2983

[3]

Hitoshi Kidokoro, 2015 IEEE INT TEL EN

[4]

Hollander Henrik, 2013, THESIS

[5]

Jemenex Oscar, 2015, IEEE T IND ELECTRON, V62, P2206, DOI DOI 10.1109/TIE.2014.2360138

[6]

Lauritze Peter O., 2001, P IEEE POW EL SPEC C

[7]

Lin Ning, 2017, IEEE J EMERGING SELE, V5, P117

[8] Real-time simulation of modular multilevel converters for controller hardware-in-the-loop testing [J].

Matar, Mahmoud ;

Paradis, Dominic ;

Iravani, Reza .

IET POWER ELECTRONICS, 2016, 9 (01) :42-50

[9]

Monmasson E., 2011, IEEE IND ELECT MAGAZ

[10]

Oustad Dounia, 2016 18 EUR C POW EL

← 1 2 →