共 44 条
[41]
A reconfigurable multi-stage frequency response masking filter bank architecture for Software Defined Radio receivers
[J].
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10,
2008,
:85-88
[42]
Adaptive symbol timing synchronization method based on maximum likelihood estimation for the realization of multi-mode & multi-service software radio
[J].
2000 IEEE 51ST VEHICULAR TECHNOLOGY CONFERENCE, PROCEEDINGS, VOLS 1-3,
2000,
:1276-1280
[44]
A Multi-Channel Coherent Amplitude Modulated Time Division Multiplexed Software Defined Radio Receiver Architecture for Programmable-Logic-Device Technology Implementation
[J].
RWS: 2009 IEEE RADIO AND WIRELESS SYMPOSIUM,
2009,
:215-+