Low-Power SAR ADC Design: Overview and Survey of State-of-the-Art Techniques

被引：50

作者：

Tang, Xiyuan ^{[1
,2
]}

Liu, Jiaxin ^{[3
]}

Shen, Yi ^{[4
,5
]}

Li, Shaolan ^{[6
]}

Shen, Linxiao ^{[2
]}

Sanyal, Arindam ^{[7
]}

Ragab, Kareem ^{[8
]}

Sun, Nan ^{[9
]}

机构：

[1] Peking Univ, Inst Artificial Intelligence, Beijing 100871, Peoples R China

[2] Peking Univ, Sch Integrated Circuit, Beijing 100871, Peoples R China

[3] Univ Elect Sci & Technol China, Inst Integrated Circuits & Syst, Chengdu 611731, Peoples R China

[4] Xidian Univ, Hangzhou Inst Technol, Hangzhou 311200, Peoples R China

[5] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China

[6] Georgia Inst Technol, Dept Elect & Comp Engn, Atlanta, GA 30332 USA

[7] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85281 USA

[8] Broadcom Inc, Irvine, CA 92618 USA

[9] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2022年 / 69卷 / 06期

关键词：

Registers; Analog-digital conversion; Voltage; Clocks; Capacitors; Jitter; Bandwidth; Analog-to-digital converter (ADC); successive approximation register (SAR); low power; energy efficiency; NOISE-SHAPING SAR; DB SNDR; MU-W; 65-NM CMOS; 10-BIT; COMPARATOR; ENERGY; SPEED; REDUCTION; SFDR;

D O I：

10.1109/TCSI.2022.3166792

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an overview for low-power successive approximation register (SAR) analog-to-digital converters (ADCs). It covers the operation principle, error analysis, and practical design issues. Furthermore, this paper provides a comprehensive survey of state-of-the-art low-power design techniques for every circuit block in the SAR ADC, including comparator, capacitive digital-to-analog converter (DAC), and SAR logic. The goal of this paper is to provide a useful overview to SAR ADC designers who want to improve the energy efficiency targeting low-to-medium speed applications.

引用

页码：2249 / 2262

页数：14

共 108 条

[1] Abo, 1999, DOCTOR PHILOS ELECT
[2] A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter
Abo, AM
Gray, PR
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) : 599 - 606
[3] Agnes A., 2008, IEEE INT SOL STAT CI, P246, DOI DOI 10.1109/ISSCC.2008.4523149
[4] Comparator Power Reduction in Low-Frequency SAR ADC Using Optimized Vote Allocation
Ahmadi, Muhammad
Namgoong, Won
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) : 2384 - 2394
[5] Comparator Power Minimization Analysis for SAR ADC Using Multiple Comparators
Ahmadi, Muhammad
Namgoong, Won
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (10) : 2369 - 2379
[6] TECHNOLOGICAL DESIGN CONSIDERATIONS FOR MONOLITHIC MOS SWITCHED-CAPACITOR FILTERING SYSTEMS
ALLSTOT, DJ
BLACK, WC
[J]. PROCEEDINGS OF THE IEEE, 1983, 71 (08) : 967 - 986
[7] A 4MS/s 10b SAR ADC with integrated C ass-A buffers in 65nm CMOS with near rail-torail input using a single 1.2V supply
Bindra, Harijot Singh
Annema, Anne-Johan
Wienk, Gerard
Nauta, Bram
Louwsma, Simon M.
[J]. 2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
[8] A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise
Bindra, Harijot Singh
Lokin, Christiaan E.
Schinkel, Daniel
Annema, Anne-Johan
Nauta, Bram
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (07) : 1902 - 1912
[9] Bindra HS, 2017, IEEE ASIAN SOLID STA, P217, DOI 10.1109/ASSCC.2017.8240255
[10] Brunsilius J., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P186, DOI 10.1109/ISSCC.2011.5746275

← 1 2 3 4 5 6 7 8 9 10 →