A Double-Modulation-Wave PWM With Reduced Dependency on Current Polarities for Dead-Time-Effect Elimination in Three-Level T-Type Converters

被引:12
作者
Yan, Qingzeng [1 ]
Xiao, Langtao [1 ]
Yuan, Xibo [2 ]
Zhang, Xincheng [1 ]
Yuan, Cheng [1 ]
Zhao, Rende [1 ]
Xu, Hailiang [1 ]
机构
[1] China Univ Petr East China, Coll New Energy, Qingdao 266580, Peoples R China
[2] Univ Bristol, Dept Elect & Elect Engn, Bristol BS8 1UB, Avon, England
基金
中国国家自然科学基金;
关键词
Pulse width modulation; Modulation; Boosting; Drives; Topology; Insulated gate bipolar transistors; Harmonic analysis; Current polarities; dead-time effect; double-modulation-wave; pulse width modulation (PWM); three-level T-type converters; SPACE VECTOR MODULATION; DUAL-BUCK INVERTER; SYNCHRONOUS RECTIFICATION; COMPENSATION; STRATEGY;
D O I
10.1109/TPEL.2020.3043392
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
No dead-time is contained in the existing dead-time elimination pulsewidth modulation (PWM) for three-phase three-level T-type converters, where complementary drive pulses are allocated alternatively according to polarities of output currents. Consequently, the dead-time effect can be inherently avoided. However, the dependency on current polarities seriously limits its widespread application. Wrong current polarities, e.g., in a dynamic process, will lead to the output-voltage disappearance, thus aggravating the possible "algebraic loop" issue and impairing the stability of the system. In this article, in order to reduce the dependency on current polarities while retaining the characteristic of dead-time-effect elimination, a double-modulation-wave PWM is proposed by modifying the dead-time elimination PWM. Two modulation waves with a magnitude difference are adopted for generating underlap periods between complementary drive pulses, which can avoid the shoot-through failure and no dead-time effect will be generated. And to further simplify the implementation process, the two modulation waves are decomposed by introducing a magnitude-adjustment factor related to the current polarity. Whereas it is also due to the employment of two modulation waves, extra issues of overmodulation, single drive pulses, and a shorter underlap period may occur, which are analyzed in detail and the negative effect can be avoided. Finally, the proposed PWM is experimentally verified, showing the effectiveness on harmonic suppression and the reduced dependency on current polarities.
引用
收藏
页码:8413 / 8427
页数:15
相关论文
共 36 条
[1]   Improved Algebraic-Loop Relaxation in CPVBR Models of Synchronous Machines Under Power Electronic Switching [J].
Amiri, Navid ;
Ebrahimi, Seyyedmilad ;
Huang, Yingwei ;
Jatskevich, Juri .
IEEE TRANSACTIONS ON ENERGY CONVERSION, 2018, 33 (02) :900-903
[2]   A new mathematical model and control of a three-phase AC-DC voltage source converter [J].
Blasko, V ;
Kaura, V .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1997, 12 (01) :116-123
[3]  
Castoldi A., 2014, 2014 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC), P1, DOI 10.1109/NSSMIC.2014.7431096
[4]   A Carrier-Based Fault-Tolerant Control Strategy for T-Type Rectifier With Neutral-Point Voltage Oscillations Suppression [J].
Chen, Jie ;
Zhang, Chenghui ;
Chen, Alian ;
Xing, Xiangyang ;
Gao, Feng .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2019, 34 (11) :10988-11001
[5]   Dead-time elimination for voltage source inverters [J].
Chen, Lihua ;
Peng, Fang Zheng .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (02) :574-580
[6]   Contour-Based Dead-Time Harmonic Analysis in a Three-Level Neutral-Point-Clamped Inverter [J].
Dolguntseva, Irina ;
Krishna, Remya ;
Soman, Deepak E. ;
Leijon, Mats .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (01) :203-210
[7]  
IEEE, 2003, 15472003 IEEE, V1531, P1, DOI [10.1109/IEEESTD.2003.94394, DOI 10.1109/IEEESTD.2003.94285]
[8]   A Carrier-Based PWM Control Strategy for Three-Level NPC Inverter Based on Bootstrap Gate Drive Circuit [J].
Jung, Jun-Hyung ;
Ku, Hyun-Keun ;
Im, Won-Sang ;
Kim, Jang-Mok .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2020, 35 (03) :2843-2860
[9]   Operation of a phase locked loop system under distorted utility conditions [J].
Kaura, V ;
Blasko, V .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1997, 33 (01) :58-63
[10]   Analysis and Compensation of Inverter Nonlinearity for Three-Level T-Type Inverters [J].
Kim, Hyeon-Sik ;
Kwon, Yong-Cheol ;
Chee, Seung-Jun ;
Sul, Seung-Ki .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (06) :4970-4980