CAD-Base: An Attack Vector into the Electronics Supply Chain

被引:39
作者
Basu, Kanad [1 ]
Saeed, Samah Mohamed [2 ]
Pilato, Christian [3 ]
Ashraf, Mohammed [4 ]
Nabeel, Mohammed Thari [4 ]
Chakrabarty, Krishnendu [5 ]
Karri, Ramesh [6 ]
机构
[1] NYU, 2 MetroTech Ctr, Brooklyn, NY 11201 USA
[2] CUNY, New York, NY 10021 USA
[3] Politecn Milan, Milan, Italy
[4] New York Univ, Abu Dhabi, U Arab Emirates
[5] Duke Univ, Durham, NC 27706 USA
[6] NYU, New York, NY 10003 USA
基金
美国国家科学基金会;
关键词
Electronic design automation; hardware security; computer-aided design; HIGH-LEVEL SYNTHESIS;
D O I
10.1145/3315574
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Fabless semiconductor companies design system-on-chips (SoC) by using third-party intellectual property (IP) cores and fabricate them in offshore, potentially untrustworthy foundries. Owing to the globally distributed electronics supply chain, security has emerged as a serious concern. In this article, we explore electronics computer-aided design (CAD) software as a threat vector that can be exploited to introduce vulnerabilities into the SoC. We show that all electronics CAD tools-high-level synthesis, logic synthesis, physical design, verification, test, and post-silicon validation-are potential threat vectors to different degrees. We have demonstrated CAD-based attacks on several benchmarks, including the commercial ARM Cortex M0 processor [1].
引用
收藏
页数:30
相关论文
共 71 条
[1]   Trojan detection using IC fingerprinting [J].
Agrawal, Dakshi ;
Baktir, Selcuk ;
Karakoyunlu, Deniz ;
Rohatgi, Pankaj ;
Sunar, Berk .
2007 IEEE SYMPOSIUM ON SECURITY AND PRIVACY, PROCEEDINGS, 2007, :296-+
[2]   In vitro responses of fish melanophores to lyophilized extracts of Psoralea corylifolia seeds and pure psoralen [J].
Ali, Sharique A. ;
Sultan, T. ;
Galgut, Jyoti M. ;
Sharma, R. ;
Meitei, Keisham V. ;
Ali, Ayesha S. .
PHARMACEUTICAL BIOLOGY, 2011, 49 (04) :422-427
[3]  
[Anonymous], 2008, LEET
[4]  
[Anonymous], 2015, COUNTERFEIT INTEGRAT
[5]  
Basu K., 2011, P IEEE INT TEST C IT, P1
[6]   RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation [J].
Basu, Kanad ;
Mishra, Prabhat .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (04) :605-613
[7]  
Becker GT, 2013, LECT NOTES COMPUT SC, V8086, P197, DOI 10.1007/978-3-642-40349-1_12
[8]   A Unified Design Flow to Automatically Generate On-Chip Monitors During High-Level Synthesis of Hardware Accelerators [J].
Ben Hammouda, Mohamed ;
Coussy, Philippe ;
Lagadec, Loic .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (03) :384-397
[9]  
Bhatnagar Himanshu., 2007, Advanced ASIC Chip Synthesis: Using Synopsys R Design CompilerTM Physical CompilerTM and PrimeTime
[10]   Hardware Trojan Attacks: Threat Analysis and Countermeasures [J].
Bhunia, Swarup ;
Hsiao, Michael S. ;
Banga, Mainak ;
Narasimhan, Seetharam .
PROCEEDINGS OF THE IEEE, 2014, 102 (08) :1229-1247