Translation validation: From SIGNAL to C

被引:0
|
作者
Pnueli, A [1 ]
Shtrichman, O [1 ]
Siegel, M [1 ]
机构
[1] Weizmann Inst Sci, IL-76100 Rehovot, Israel
来源
CORRECT SYSTEM DESIGN: RECENT INSIGHTS AND ADVANCES | 1999年 / 1710卷
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Translation validation is an alternative to the verification of translators (compilers, code generators). Rather than proving in advance that the compiler always produces a target code which correctly implements the source code (compiler verification), each individual translation (i.e. a run of the compiler) is followed by a validation phase which verifies that the target code produced on this run correctly implements the submitted source program. In order to be a practical alternative to compiler verification, a key feature of this validation is its full automation. Since the validation process attempts to "unravel" the transformation effected by the translators, its task becomes increasingly more difficult (and necessary) with the increase of sophistication and variety of the optimizations methods employed by the translator. In this paper we address the practicability of translation validation for highly optimizing, industrial code generators from SIGNAL, a widely used synchronous language, to C. We introduce new abstraction techniques as part of the automation of our approach.
引用
收藏
页码:231 / 255
页数:25
相关论文
共 50 条
  • [1] Translation Validation: From Simulink to C
    Ryabtsev, Michael
    Strichman, Ofer
    COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2009, 5643 : 696 - 701
  • [2] Translation validation: From DC+ to C
    Pnueli, A
    Shtrichman, O
    Siegel, M
    APPLIED FORMAL METHODS - FM-TRENDS 98, 1999, 1641 : 137 - 150
  • [3] Translation Validation for Stateflow to C
    Sampath, Prahladavaradan
    Rajeev, A. C.
    Ramesh, S.
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [4] C-To-Verilog Translation Validation
    Leung, Alan
    Bounov, Dimitar
    Lerner, Sorin
    2015 ACM/IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CODESIGN (MEMOCODE), 2015, : 42 - 47
  • [5] Translation Validation of Code Generation from the SIGNAL Data-Flow Language to Verilog
    Amjad, Hafiz Muhammad
    Hu, Kai
    Niu, Jianwei
    Khan, Noor
    Besnard, Loic
    Talpin, Jean-Pierre
    2019 15TH INTERNATIONAL CONFERENCE ON SEMANTICS, KNOWLEDGE AND GRIDS (SKG 2019), 2019, : 153 - 160
  • [6] Translation Validation for Synchronous Data-Flow Specification in the SIGNAL Compiler
    Van Chan Ngo
    Talpin, Jean-Pierre
    Gautier, Thierry
    FORMAL TECHNIQUES FOR DISTRIBUTED OBJECTS, COMPONENTS, AND SYSTEMS, FORTE 2015, 2015, 9039 : 66 - 80
  • [7] Translation validation
    Pnueli, A
    Siegel, M
    Singerman, E
    TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, 1998, 1384 : 151 - 166
  • [8] Thriving from work questionnaire: German translation and validation
    Neidlinger, Stephanie M.
    Peters, Susan E.
    Gundersen, Daniel A.
    Felfe, Joerg
    BMC PUBLIC HEALTH, 2024, 24 (01)
  • [9] Thriving from work questionnaire: Spanish translation and validation
    Peters, Susan E.
    Gundersen, Daniel A.
    Neidlinger, Stephanie M.
    Ritchie-Dunham, Jim
    Wagner, Gregory R.
    BMC PUBLIC HEALTH, 2024, 24 (01)
  • [10] A translation of statecharts into signal
    Beauvais, JR
    Gautier, T
    Le Guernic, P
    Houdebine, R
    Rutten, E
    1998 INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 1998, : 52 - 62