A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure

被引：988

作者：

Liu, Chun-Cheng ^{[1
]}

Chang, Soon-Jyh ^{[1
]}

Huang, Guan-Ying ^{[1
]}

Lin, Ying-Zu ^{[1
]}

机构：

[1] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2010年 / 45卷 / 04期

关键词：

Analog-to-digital converter; energy efficient; low power; successive approximation register;

D O I：

10.1109/JSSC.2010.2042254

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a low-power 10-bit 50-MS/s successive approximation register (SAR) analog-to-digital converter (ADC) that uses a monotonic capacitor switching procedure. Compared to converters that use the conventional procedure, the average switching energy and total capacitance are reduced by about 81% and 50%, respectively. In the switching procedure, the input common-mode voltage gradually converges to ground. An improved comparator diminishes the signal-dependent offset caused by the input common-mode voltage variation. The prototype was fabricated using 0.13-mu m 1P8M CMOS technology. At a 1.2-V supply and 50 MS/s, the ADC achieves an SNDR of 57.0 dB and consumes 0.826 mW, resulting in a figure of merit (FOM) of 29 fJ/conversion-step. The ADC core occupies an active area of only 195 x 265 mu m(2).

引用

页码：731 / 740

页数：10

共 19 条

[1] A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter [J].

Abo, AM ;

Gray, PR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) :599-606

[2]

[Anonymous], 2009, IEEE INT SOLID STATE

[3]

BOULEMNAKHER M, 2008, IEEE ISSCC FEB, P250

[4]

Cao Z., 2008, Solid-State Circuits Conference,ISSCC Digest of Technical Papers, P542

[5] A 8-bit 500-KS/s low power SAR ADC for bio-medical applications [J].

Chang, You-Kuang ;

Wang, Chao-Shiun ;

Wang, Chorng-Kuang .

2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, :228-+

[6]

Chen S., 2006, IEEE INT SOLID STATE, V49, P574

[7]

Craninckx J., 2007, IEEE ISSCC, P246

[8] A 6b 600MHz 10mW ADC array in digital 90nm CMOS [J].

Draxelmayr, D .

2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :264-265

[9]

Giannini V., 2008, IEEE ISSCC, P238, DOI DOI 10.1109/ISSCC.2008.4523145

[10]

Ginsburg B. P., 2007, IEEE S VLSI CIRC JUN, P174

← 1 2 →