High speed, high resolution and low power approaches for SAR A/D converter

被引：0

作者：

Tong, Xingyuan ^{[1
]}

Yang, Yintang ^{[1
]}

Zhu, Zhangming ^{[1
]}

Xiao, Yan ^{[2
]}

Chen, Jianming ^{[2
]}

机构：

[1] Xidian Univ, Inst Microelect, Xian, Peoples R China

[2] Semicond Mfg Int Corp, IP Design Serv Div 2, Shanghai, Peoples R China

来源：

2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8 | 2009年

关键词：

SAR A/D converter; novel R-C combination based approach; high speed; high resolution; low power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Through the review and analysis of traditional and some recently, reported conversion methods in SAR A/D converters, high speed, high resolution and low power approaches for SAR A/D converter are discussed. Based on SMIC 65nm CMOS technology, two typical low power methods reported in previous works are validated by circuit design and simulation. Design challenges and considerations of high speed SAR A/D converter are presented. Moreover, C-R combination based high resolution approach is discussed. Finally, a novel R-C combination based method is also addressed and a 10-bit SAR A/D converter with this approach is implemented in SMIC 90nm CMOS process.

引用

页码：2489 / +

页数：2

共 50 条

[21] A low-power, fast-settling reference circuit for high-speed high-resolution ADC [J].

Cai, Hua ;

Cai, Ningyu .

INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (04) :492-499

[22] Design of High Speed and Low Power 15-4 Compressor [J].

Marimuthu, R. ;

Pradeepkumar, M. ;

Bansal, Dhruv ;

Balamurugan, S. ;

Mallick, P. S. .

2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, :533-536

[23] Low-Power and High Speed CPL-CSA Adder [J].

Boppana, N. V. Vijaya Krishna ;

Ren, Saiyu ;

Chen, Henry .

IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON 2014), 2014, :346-350

[24] A 100 MIPS high speed and low power digital signal processor [J].

Takahashi, H ;

Abiko, S ;

Mizushima, S ;

Ozawa, Y ;

Tashiro, K ;

Muramatsu, S ;

Fusumada, M ;

Todoroki, A ;

Tanaka, Y ;

Itoigawa, M ;

Morioka, I ;

Mizuno, H ;

Kojima, M ;

Naso, G ;

Ego, E ;

Chirat, F .

IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (12) :1546-1552

[25] A circuit library for low power and high speed digital signal processor [J].

Takahashi, H ;

Abiko, S ;

Mizushima, S ;

Ozawa, Y .

IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (12) :1717-1725

[26] A Novel Low Power High Speed Positive Feedback Adiabatic Logic [J].

Machanooru, Swathi ;

Bandi, Nagendra .

2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2017,

[27] Performance Analysis of a Low Power and High Speed Carry Select Adder [J].

Kennedy, Ombeni Kanze ;

Sridevi, G. .

2017 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN COMPUTER, ELECTRICAL, ELECTRONICS AND COMMUNICATION (CTCEEC), 2017, :553-557

[28] Low-power, high-speed sram design: A review [J].

Soon-Hwei, Tan ;

Poh-Yee, Loh ;

Sulaiman, Mohd-Shahiman ;

Yusoff, Zubaida .

INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (01) :5-11

[29] Ultra Low-power, High-speed Digital Comparator [J].

Ghasemzadeh, Mehdi ;

Najafibisfar, Saeid ;

Amini, Abdollah .

PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, :215-217

[30] A Low-Power High-Speed Comparator for Precise Applications [J].

Khorami, Ata ;

Sharifkhani, Mohammad .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) :2038-2049

← 1 2 3 4 5 →