High speed, high resolution and low power approaches for SAR A/D converter

被引:0
作者
Tong, Xingyuan [1 ]
Yang, Yintang [1 ]
Zhu, Zhangming [1 ]
Xiao, Yan [2 ]
Chen, Jianming [2 ]
机构
[1] Xidian Univ, Inst Microelect, Xian, Peoples R China
[2] Semicond Mfg Int Corp, IP Design Serv Div 2, Shanghai, Peoples R China
来源
2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8 | 2009年
关键词
SAR A/D converter; novel R-C combination based approach; high speed; high resolution; low power;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through the review and analysis of traditional and some recently, reported conversion methods in SAR A/D converters, high speed, high resolution and low power approaches for SAR A/D converter are discussed. Based on SMIC 65nm CMOS technology, two typical low power methods reported in previous works are validated by circuit design and simulation. Design challenges and considerations of high speed SAR A/D converter are presented. Moreover, C-R combination based high resolution approach is discussed. Finally, a novel R-C combination based method is also addressed and a 10-bit SAR A/D converter with this approach is implemented in SMIC 90nm CMOS process.
引用
收藏
页码:2489 / +
页数:2
相关论文
共 50 条
  • [11] Pipelining method for low-power and high-speed SAR ADC design
    Fazel, Ziba
    Saeedi, Saeed
    Atarodi, Mojtaba
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 87 (03) : 353 - 368
  • [12] Pipelining method for low-power and high-speed SAR ADC design
    Ziba Fazel
    Saeed Saeedi
    Mojtaba Atarodi
    Analog Integrated Circuits and Signal Processing, 2016, 87 : 353 - 368
  • [13] Low Power High Speed VLSI Architecture for 1-D Discrete Wavelet Transform
    Patil, Rashmi
    Kolte, M. T.
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [14] Modelling of High Speed Low Power Decoder in Nanometer Era
    Akashe, Shyam
    Sharma, Rajeev
    Tiwari, Nitesh
    Pandey, Richa
    PROCEEDINGS OF THE 2012 WORLD CONGRESS ON INFORMATION AND COMMUNICATION TECHNOLOGIES, 2012, : 13 - 17
  • [15] Design and Implementation of Complex Multiplier with Low Power and High Speed
    Duy Manh Thi Nguyen
    Pham Minh Man Nguyen
    Hieu-Truong Ngo
    Minh-Son Nguyen
    2021 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND APPLICATIONS (ACOMP 2021), 2021, : 215 - 219
  • [16] Evaluation of Low Power and High Speed CMOS Current Comparators
    Rahman, Labonnah Farzana
    Reaz, Mamun Bin Ibne
    Marufuzzaman, Mohammad
    Bin Mashur, Mujahidun
    Badal, Md. Torikul Islam
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2016, 17 (06) : 317 - 328
  • [17] A New Ultra Low Power High Speed Dynamic Comparator
    Rabiei, Ahmad
    Najafizadeh, Arman
    Khalafi, Ali
    Ahmadi, S. Morteza
    2015 23RD IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 1266 - 1270
  • [18] DTMOS Based Low Power High Speed Interconnects for FPGA
    Kureshi, A. K.
    Hasan, Mohd.
    JOURNAL OF COMPUTERS, 2009, 4 (10) : 921 - 926
  • [19] Low Power High Speed Dynamic Comparator
    Rezapour, Ali
    Shamsi, Hossein
    Abbasizadeh, Hamed
    Lee, Kang-Yoon
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [20] A low-power, fast-settling reference circuit for high-speed high-resolution ADC
    Cai, Hua
    Cai, Ningyu
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (04) : 492 - 499